National S	Science Foundation	NSF Web Site	
HOME   FUNDING   AWAI	RDS   DISCOVERIES   NEWS	PUBLICATIONS   STATISTICS   ABOUT   FastLane	
Award Abstract #0811317 CPA-DA: Integrated Methodology for Managing Noise in Nex Generation Multi-Core SoCs		thodology for Managing Noise in Next oCs	
Search Awards	NSF Org:	CCF Division of Computer and Communication Foundations	
Recent Awards			
Presidential and Honorary	Initial Amendment Date:	July 11, 2008	
Awards	Latest Amendment Date:	August 1, 2008	
About Awards	Award Number:	0811317	
How to Manage Your Award			
Grant Policy Manual	Award Instrument:	Continuing grant	
Grant General Conditions	Program Manager:	Sankar Basu	
Cooperative Agreement Conditions		CSE Directorate for Computer & Information Science &	
Special Conditions		Lightering	
Federal Demonstration Partnership	Start Date:	August 1, 2008	
Policy Office Website	Expires:	July 31, 2010 (Estimated)	
	Awarded Amount to Date:	\$168934	
	Investigator(s):	Eby Friedman friedman@ece.rochester.edu (Principal Investigator)	
	Sponsor:	University of Rochester 515 HYLAN, RIVER CAMPUSBOX 27014 ROCHESTER, NY 14627 585/275-4031	
	NSF Program(s):	COMPUTING PROCESSES & ARTIFACT, DES AUTO FOR MICRO & NANO SYS, INFORMATION TECHNOLOGY RESEARC	
	Field Application(s):	0000912 Computer Science	
	Program Reference Code(s):	HPCC, 9218, 9216	
	Program Element Code(s):	7352, 4710, 1640	
	ABSTRACT		
	CPA-DA: Integrated Methodology for Managing Noise in Next Generation Multi-Core SoCs		
	Proposal No. 0811317		
	PI: Eby G. Friedman		

University of Rochester

## Abstract

The focus of this project is the development of an integrated methodology for managing noise that addresses the multiple interactions among different noise sources to support the design of next generation multi-core mixedsignal systems-on-chips (SoCs). Accurate, yet computationally efficient noise models will be developed and combined with noise reduction techniques to effectively control the signal characteristics within a system. Leveraging the classical noise propagation model from communications, a novel unified approach will be applied to model noise generation, propagation, and reception among diverse system components, supporting the development of aggregate noise cancellation techniques. Design tradeoffs to alleviate the effects of multiple noise sources will be investigated and design guidelines will be developed. The interdependence among diverse noise effects at the device, circuit, and multi-core levels will be investigated and design strategies that minimize noise across mixedsignal components will be developed. Emphasis will be placed on the global features responsible for generating and propagating noise among different system components, such as the power distribution networks, the global interconnect lines, the inter-core synchronization schemes, and the silicon substrate. The sensitivity of the noise models and reduction techniques to process and environmental variations will also be investigated. The ultimate objective is that upon completion of this project, signal uncertainty in analog circuits and delay uncertainty in digital circuits due to multiple noise effects in multi-core SoCs will be better understood and accurately modeled in a computationally efficient manner, while integrated noise reduction methodologies will be developed to design the next generation of high complexity, high performance integrated circuits.

These research results will provide new directions for educational initiatives targeting both university teaching and research activities in the broader academic community. Undergraduate projects demonstrating the practical aspects of the research results will be devised in collaboration with graduate students. A course related to the research will be developed and offered to graduate and senior undergraduate students with disparate backgrounds. A tutorial will be prepared for presentation at major conferences. The PI will also participate in a University program intended to enhance minority enrollment in graduate engineering and science programs. The intellectual and social objectives of this project are intended to greatly surpass existing limitations in the system-on-chip design process, enabling the development of future generations of multi-core, mixed-signal SoCs, while contributing towards the advancement and diversity of the science and engineering workforce.

Please report errors in award information by writing to: <u>awardsearch@nsf.gov</u>.

