

SEARCH NSF Web Site

FUNDING

AWARDS DISCOVERIES |

NEWS | PUBLICATIONS | STATISTICS

Awards



Search Awards

Recent Awards

Presidential and Honorary Awards

About Awards

How to Manage Your Award

Grant Policy Manual

Grant General Conditions

Cooperative Agreement Conditions

Special Conditions

Federal Demonstration Partnership

Policy Office Website

Award Abstract #0829915

3D-Integrated Intra-Chip Free-Space Optical Interconnect for **Future Multi-Core SoCs**

NSF Org:

Division of Computer and Communication Foundations

Initial Amendment Date: August 1, 2008

Latest Amendment Date: August 1, 2008

> Award Number: 0829915

Award Instrument: Continuing grant

Program Manager: Sankar Basu

CCF Division of Computer and Communication Foundations CSE Directorate for Computer & Information Science &

Engineering

Start Date: September 1, 2008

Expires: August 31, 2009 (Estimated)

Awarded Amount to Date: \$300000

> Hui Wu hwu@ece.rochester.edu (Principal Investigator) Investigator(s):

> > Duncan Moore (Co-Principal Investigator) Gary Wicks (Co-Principal Investigator) Eby Friedman (Co-Principal Investigator) Michael Huang (Co-Principal Investigator)

Sponsor: University of Rochester

515 HYLAN, RIVER CAMPUSBOX 27014 ROCHESTER, NY 14627 585/275-4031

NSF Program(s): **EMERGING MODELS & TECHNOLOGIES**

Field Application(s): 0000912 Computer Science

Program Reference Code(s): HPCC, 9218, 9216

Program Element Code(s): 7353

ABSTRACT

Moore?s Law continues to drive higher levels of system integration. Shrinking transistor size and increasing circuit complexity make it very difficult to transmit signals fast and reliably. In other words, the performance of these systems has become increasingly limited by communications between their building blocks. Future high performance multi-core microprocessors demand a fundamental change in intra- and

inter-chip interconnect technologies. Optical interconnect is widely accepted as the long-term solution and significant progress has been made in recent years. However, on-chip optical interconnect, which is the focus of previous research efforts, presents some significant challenges. Pure-optical switching and storage devices in silicon technologies remain far from practical, and hence an optical interconnect network requires significant overhead of repeated optical-to-electrical and then electrical-to-optical conversions. Simultaneously, efficient silicon electro-optic modulators remain challenging due to either large size or small bandwidth, not to mention that both approaches require significant and expensive changes in standard silicon technologies. Both limitations will result in unacceptable delay, circuit complexity, cost, and energy consumption.

This project will use free-space optics and supporting device, circuit, packaging, and architecture level techniques to create a CMOS-compatible, high-performance intra-chip interconnect technology. Integrated lasers, optical phase shifters. photodetectors and focusing microlens, will be implemented in GaAs or SiGe technologies, and 3-D integrated with CMOS circuits underneath, which will also include the transmitter and receiver electronics. This architecture allows point-to-point direct communication between any two nodes, bypassing the need for routing through intermediate nodes while managing packet collisions. This project will lead to a general technology and design framework applicable to a large variety of new applications in future high performance computing and other systems-on-chip.

Please report errors in award information by writing to: awardsearch@nsf.gov.



aster | SiteMap

↑ Тор

Web Policies and Important Links

Privacy

FOIA

| Help |

Contact NSF

Contact Web Master

Last Updated: April 2, 2007 Text Only

The National Science Foundation, 4201 Wilson Boulevard, Arlington, Virginia 22230, USA Tel: (703) 292-5111, FIRS: (800) 877-8339 | TDD: (800) 281-8749