National Se WHERE DIS	cience Foundation	NSF Web Site
HOME FUNDING AWARD	S DISCOVERIES NEWS	PUBLICATIONS STATISTICS ABOUT FastLane
Award Abstract #9610108		
Awards	Synchronous VLSI Circuit Optimization via Integrated Retiming and	
	Clock Skew Scheduling	
Search Awards	NSF Org:	CCF Division of Computer and Communication Foundations
Recent Awards	Initial Amendment Date	April 24 1997
Presidential and Honorary Awards	findar Americanent Bate.	· · · · · · · · · · · · · · · · · · ·
About Awards	Latest Amendment Date:	April 15, 1999
	Award Number:	9610108
Grant Policy Manual	Award Instrument:	Continuing grant
Grant General Conditions		
Cooperative Agreement Conditions	Program Manager:	John Cozzens CCF Division of Computer and Communication Foundations CSE Directorate for Computer & Information Science & Engineering
Special Conditions	Start Data	lupo 1 1007
Federal Demonstration Partnership	Start Date:	Julie 1, 1997
Policy Office Website	Expires:	May 31, 2001 (Estimated)
	Awarded Amount to Date:	\$370000
	Investigator(s):	Marios Papaefthymiou marios@eecs.umich.edu (Principal Investigator)
	Sponsor:	University of Michigan Ann Arbor
		3003 South State St. Ann Arbor, MI 48109 734/764-1817
	NSF Program(s):	DES AUTO FOR MICRO & NANO SYS
	Field Application(s):	0206000 Telecommunications, 0510403 Engineering & Computer Science
	Program Reference Code(s):	HPCC, 9251, 9215
	Program Element Code(s):	4710
	ABSTRACT	
This project is cooperative between the University of Michigan		

(Papaefthymiou) and the University of Rochester (Friedman). It is exploring electronic design automation methods for optimizing high performance, high complexity VLSI/ULSI circuits. The focus is on retiming and clock scheduling, two complementary circuit optimization strategies that have attracted significant attention. Retiming is an architectural-level transformation method that speeds up a synchronous digital design. Clock scheduling is a circuit-level optimization that increases the operating speed of a digital design. The approach is to merge these two methods into a single powerful optimization process that will handle comprehensive delay models. Problems being investigated are: (1) Finding enhanced circuit models that consider physical and electrical issues related to submicrometer technologies; (2)Developing a theoretical yet practical framework for simultaneous retiming and clock scheduling based on these physical & electrical models; (3) Designing and evaluating polynomial-time approximation algorithms for integrated retiming and clock scheduling. Software developed during the project is being widely distributed.

Please report errors in award information by writing to: <u>awardsearch@nsf.gov</u>.

