

Ramp Input Response of RC Tree Networks

EBY G. FRIEDMAN¹ AND J. H. MULLIGAN, JR.²

¹Department of Electrical Engineering, University of Rochester, Rochester, New York 14627

²Department of Electrical and Computer Engineering, University of California, Irvine, California 92717

Received October 14, 1996; Accepted October 16, 1996

Abstract. Closed form expressions are presented to accurately describe the delay characteristics of RC tree networks. The Penfield-Rubinstein-Horowitz approach to estimating the step function response of RC trees has been extended to consider ramp inputs. This result improves timing accuracy by considering the shape of the input waveform driving each individual interconnect tree while maintaining computational simplicity for use in the automated timing analysis of complex VLSI circuits.

Key Words: RC trees, interconnect impedance, ramp input response

I. Introduction

RC trees are common structures in digital integrated circuits within both the control and the data portions of a circuit; for example, the clock distribution network and the network connecting the logic gates driving multiple fanout. The RC tree analysis approach originally presented by Penfield and Rubinstein [1, 2] has been applied to structures of the form shown in Figure 1. A section of a uniform resistance-capacitance (URC) line of total series resistance R_o and total shunt capacitance C_o can be represented by an unbalanced π network of m series resistors of value R_o/m and $m + 1$ shunt capacitors of value $C_o/m + 1$ connected to ground from the input and output nodes of the section of line and the junctions between the series resistors. The Penfield-Rubinstein analysis as originally reported and subsequently applied describes results for step function input signals, although it was noted explicitly that one might apply convolution to deal with other inputs. Non-step inputs, such as a ramp input [3], have been considered when evaluating the delay characteristics of URC lines, but have not until now been considered in RC trees [4]. In this paper, an equation has been derived for the approximating function used in the RC tree analysis on the assumption of a ramp input, and upper and lower bounds corresponding to the same input waveform are presented. The ability to deal with ramp input signals of varying slope is viewed as a more realistic approach to practical problems of interest rather than limiting consideration to a step function excitation.

In section II, the original RC tree analysis and its ex-

ension to deal with ramp input signals are considered. The principal results are presented in tabular form for convenience. The calculations involved are illustrated in section III by a specific example having the form of Figure 1. Some concluding remarks are made in section IV.

II. Time Responses in the RC Tree Network

A convenient basis for outlining the problem to be analyzed is provided in Figure 1. The input signal is assumed to be a unit ramp function, normalized to V_{DD} , which begins at $t = 0$. After modification by passage through a section of distributed RC interconnect, the signal appears at a node along the tree. From the Penfield-Rubinstein approach, the signal may be written as a simple exponential change from 0 to 1 volts, starting at $t = 0$. For convenience in determining the signal at its output (leaf node), the input signal is replaced by an equivalent ramp defined in terms of a ramp slope of k_i volts per second and a time at which the equivalent ramp waveform begins, assumed initially to be at $t = 0$ (see Figure 2). The objective of the analysis is to determine the time after $t = 0$ at which the waveform at a particular output node reaches the level of 0.50 normalized volts. Thus, the desired solution is obtained by computing the time response at the output of a section of interconnect represented by an RC network whose input is a normalized ramp function changing from 0 to 1.0 volts.

Calculations of the response of the sections of interconnect are made based on the work of Penfield,




Fig. 1. Distributed RC tree network.




Fig. 2. Input ramp function.

Rubinstein, and Horowitz (PRH) [1, 2], Horowitz [5], and Wyatt and collaborators [6–11]. For a unit step function input, the work reported shows that one can approximate the time response at a node i in a tree of RC interconnect as [10]

$$v_i(t) = 1 - e^{-\frac{t}{T_{Di}}}. \quad (1)$$

Here T_{Di} is given by [2]

$$T_{Di} = \sum_k R_{ki} C_k. \quad (2)$$

R_{ki} is defined as the resistance of that portion of the unique path between the signal source and node i that is common with the unique path between the signal source and node k . C_k is the lumped capacitance between node k and ground. Furthermore, in the references cited, upper and lower bounds on the time response (for a step function input) were developed and are given as (3) through (7) in Table 1.

The quantities T_{Ri} [2] and T_{Pi} [11] which appear in the equations in Table 1 are defined as

$$T_{Ri} = \sum_k \frac{R_{ki}^2}{R_{ii}} C_k, \quad (8)$$

$$T_{Pi} = \max \left\{ T \begin{matrix} D_{i,\max} \\ \text{all} \\ \text{leaf} \\ \text{nodes } l \end{matrix} \sum_k \frac{R_{ki} R_{kl}}{R_{il}} C_k \right\}, \quad (9)$$

where R_{ii} (R_{kk}) is the resistance along the unique path between the signal source and node i (node k). A leaf node is that node which represents a final destination of the RC tree; in the resistance tree it is a node that has only one resistance connected to it.

Wyatt and Standley [11] have shown that replacing T_P in the original PRH bounds by T_{Pi} gives tighter bounds on the time response. They also noted that $v_i(t)$ performance lies between the upper and lower bounds. Due to this last fact, it is important to calculate the upper and lower bounds to determine how well (1) approximates the desired response.

By convolving the step function response $v_i(t)$ with the derivative of a ramp input of slope k_i starting at $t = 0$ and ending at $t_1 = 1/k_i$, the expression for the approximating function $y_i(t)$ to the response produced at node i by a ramp input signal can be obtained. The result is

$$y_i(t) = \frac{t}{t_1} - \frac{T_{Di}}{t_1} (1 - e^{-\frac{t}{T_{Di}}}) \quad \text{for } t \leq t_1. \quad (10)$$

$$y_i(t) = 1 - \frac{T_{Di}}{t_1} (e^{-\frac{t}{T_{Di}}} - 1) e^{-\frac{t}{T_{Di}}} \quad \text{for } t \geq t_1. \quad (11)$$

Before proceeding further, however, it is of interest to note that the same convolution process applied to (1) to produce (10) and (11) for the ramp input can also be applied to the upper and lower bounds to the step function response. The results are corresponding upper and lower bounds for the response to a ramp starting at $t = 0$ with slope defined by $k_i t_1 = 1$. These results are given as (12) through (21) in Table 1.

The derivative of the approximating function dy_i/dt evaluated at the value of time for which $y_i(t) = 0.50$ is the slope k_o which can be used to represent the waveform shape of the signal at the output of the interconnect by an equivalent input ramp of slope k_i . The slope relationships are given below:

$$\frac{d\hat{y}_i(t)}{dt} = k_o = k_i (1 - e^{-\frac{t}{T_{Di}}}) \quad \text{for } t \leq t_1, \quad (22)$$

$$\frac{d\hat{y}_i(t)}{dt} = k_o = k_i (1 - e^{-\frac{t_1}{T_{Di}}}) e^{-\frac{t_2}{T_{Di}}} \quad \text{for } t \geq t_1, \quad (23)$$

where t_2 is the amount of time greater than t_1 (where $t_1 = 1/k_i$).

Table 1. Time Response Through RC Tree Network.

Applicable Time Range	Step Response Bounds	Ramp Response Bounds	
		$t \leq t_1$	$t > t_1$
<i>Lower Bounds</i>			
$t \leq T_{Di} - T_{Ri}$	$v_i(t) \geq 0$	(3) $y_i(t) \geq 0$	(12) $y_i(t) \geq 0$
$T_{Di} - T_{Ri} < t \leq T_{Pi} - T_{Ri}$	$v_i(t) \geq 1 - \frac{T_{Di}}{t+T_{Ri}}$	(4) $y_i(t) \geq \frac{t}{t_1} - \frac{T_{Di}}{t_1} \ln\left(\frac{t+T_{Ri}}{T_{Ri}}\right)$	(13) $y_i(t) \geq 1 - \frac{T_{Di}}{t_1} \ln\left(\frac{t+T_{Ri}}{t-t_1+T_{Ri}}\right)$
$T_{Pi} - T_{Ri} \leq t$	$v_i(t) \geq 1 - \frac{T_{Di}}{T_{Pi}} e^{\left(\frac{T_{Pi}-T_{Ri}}{T_{Pi}}\right)} e^{\frac{-t}{T_{Pi}}}$	(5) $y_i(t) \geq k_i \left[t - T_{Di} e^{\left(\frac{T_{Pi}-T_{Ri}}{T_{Pi}}\right)} (1 - e^{\frac{-t}{T_{Pi}}}) \right]$	(14) $y_i(t) \geq 1 - \frac{T_{Di}}{t_1} e^{\left(\frac{T_{Pi}-T_{Ri}}{T_{Pi}}\right)} [e^{\frac{t_1}{T_{Pi}}} - 1] e^{\frac{-t}{T_{Pi}}}$
<i>Upper Bounds</i>			
$t \leq T_{Di} - T_{Ri}$	$v_i(t) \leq 1 - \frac{T_{Di}-t}{T_{Pi}}$	(6) $y_i(t) \leq \frac{t}{t_1} \left[1 - \frac{(T_{Di}-\frac{t}{2})}{T_{Pi}} \right]$	(18) $y_i(t) \leq 1 - \frac{T_{Di} + \frac{t_1}{2} - t}{T_{Pi}}$
$t > T_{Di} - T_{Ri}$	$v_i(t) \leq 1 - \frac{T_{Ri}}{T_{Pi}} e^{\left(\frac{T_{Di}-T_{Ri}}{T_{Pi}}\right)} e^{\frac{-t}{T_{Ri}}}$	(7) $y_i(t) \leq k_i \left[t - \frac{T_{Ri}^2}{T_{Pi}} e^{\left(\frac{T_{Di}-T_{Ri}}{T_{Pi}}\right)} [1 - e^{\frac{-t}{T_{Ri}}}] \right]$	(19) $y_i(t) \leq 1 - \frac{T_{Ri}^2}{t_1 T_{Pi}} e^{\left(\frac{T_{Di}-T_{Ri}}{T_{Pi}}\right)} [e^{\frac{t_1}{T_{Ri}}} - 1] e^{\frac{-t}{T_{Ri}}}$

To determine the value of $t = t_o$ at which $y_i(t) = 0.50$, it is convenient to introduce the normalized time $u = t/T_{Di}$. Then the value of u at which $y_i(t) = 0.50$ is given by the solution of

$$f(u) = u - 1 + e^{-u} \quad (24)$$

with

$$f(u) = \frac{1}{2k_i T_{Di}}. \quad (25)$$

For values of $f(u) > 3.5$, a good approximation to $u = u_o$ which satisfies the equation is

$$u_o \doteq 1 + \frac{1}{2k_i T_{Di}} \quad (26)$$

and

$$t_o \doteq T_{Di} u_o = T_{Di} + \frac{1}{2k_i} = T_{Di} + \frac{t_1}{2} \quad (27)$$

is the value at which $y_i(t) = 0.50$.

When the numerical values do not permit this approximation, an alternative approach is suggested by Figure 3. The abscissa shows values of the normalized time variable $u = t/T_{Di}$. The left ordinate is the normalized variable $f(u) = y_i(t)/k_i T_{Di}$, while the right ordinate is the normalized variable $f'(u) = (1/k_i)(dy_i/dt)$. Thus, for an arbitrary value of normalized value $y_i(t)$ and known values of the slope of the input ramp (k_i) and interconnect characteristic T_{Di} , the transcendental equation (24) can be solved directly by iteration or by the use of Figure 3.

The slope of the equivalent ramp signal at the output of the section of interconnect k_o (which might be at a leaf node) is given by $dy_i(t)/dt$ evaluated at $y_i(t) = 0.50$. Thus,

$$k_o = k_i(1 - e^{-u_o}) \quad \text{for } t < t_1, \quad (28)$$

where u_o satisfies (24). This equivalent ramp starts at a time delay from the start of the input ramp to the interconnect of amount

$$T_{IC} = u_o T_{Di} \left[1 - \frac{1}{2k_i T_{Di} (1 - e^{-u_o})} \right]. \quad (29)$$

For values of $f(u)$ given by (24) > 3.5 , the last two results become

$$k_o = k_i \quad (30)$$

$$T_{IC} \doteq T_{Di} \quad (31)$$

III. Illustrative Example

To illustrate the application of these results, delay calculations are presented for the RC tree network shown in Figure 4. Nodes i , j , and k represent the leaf nodes of the RC tree. Other assumed element and parameter values are indicated in Figure 4. The upper and lower bounds and the approximate delay from the signal source to node i are plotted in Figure 5. Further, these curves are compared to the exact solution derived from circuit simulation defined at the 50% point.




Fig. 3. Normalized response of ramp driven interconnect.




Fig. 4. RC tree network example.

IV. Conclusions

In this paper, the Penfield, Rubinstein, and Horowitz algorithm (PRH) has been extended to handle ramp as well as step function inputs and utilizes enhancements by Standley and Wyatt which tighten the bounds on the time response. The approximating function $y_i(t)$, the upper and lower bounds, and the output ramp $dy_i(t)/dt$ are developed for an RC tree with a ramp input. Thus, this paper provides a more accurate, systematic approach for analyzing RC tree networks in high performance applications for use in the automated analysis of complex VLSI circuits.




Fig. 5. Upper and lower bounds and approximate solution for node i as compared to the exact solution derived from circuit simulation.

Acknowledgements

This research was supported in part by the National Science Foundation under Grant No. MIP-9208165 and Grant No. MIP-9423886, the Army Research Office under Grant No. DAAH04-93-G-0323, and by a grant from the Xerox Corporation.

References

1. P. Penfield, Jr., and J. Rubinstein, "Signal delay in RC tree networks." *Proceedings of Caltech Conference on VLSI*, pp. 269–283, January 1981.
2. J. Rubinstein, P. Penfield, Jr., and M. A. Horowitz, "Signal delay in RC tree networks," *IEEE Transactions on Computer-Aided Design*, CAD-2(3), pp. 202–211, July 1983.
3. A. B. Kahng and S. Muddu, "Analysis of RC interconnections under ramp input," *Proceedings of the ACM/IEEE Design Automation Conference*, pp. 533–538, June 1996.
4. E. G. Friedman and J. H. Mulligan, Jr., "Ramp input response of RC tree network," *Proceedings of the IEEE ASIC Conference*, pp. 63–66, September 1996.
5. M. A. Horowitz, "Timing models of MOS circuits," Technical Report No. SEL 83-003, Integrated Circuits Laboratory, Stanford University, Stanford, California, December 1983.
6. J. L. Wyatt, Jr., "Waveform bounding for fast timing analysis of MOS VLSI circuits," *Proceedings of IEEE International Symposium on Circuits and Systems*, pp. 760–761, May 1983.
7. J. L. Wyatt, Jr., and Q. Yu, "Signal delay in RC meshes, trees and lines," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 15–17, November 1984.
8. Q. Yu, J. L. Wyatt, Jr., C. Zukowski, H-N. Tan, and P. O'Brien, "Improved bounds on signal delay in linear RC models for MOS interconnect," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 903–906, June 1985.
9. J. L. Wyatt, Jr., "Signal delay in RC mesh networks," *IEEE Transactions on Circuits and Systems*, CAS-32(5), pp. 507–510, May 1985.
10. J. L. Wyatt, Jr., "Signal propagation delay in RC models for interconnect," *Circuit Analysis, Simulation and Design*, Part II: *VLSI Circuit Analysis and Simulation*, A. Ruehli, ed., Vol. 3 in the series *Advances in CAD for VLSI*, North-Holland, 1987.
11. D. Standley and J. L. Wyatt, Jr., "Improved signal delay bounds for RC tree networks," VLSI Memo No. 86-317, Massachusetts Institute of Technology, Cambridge, Massachusetts, May 1986.



Eby G. Friedman was born in Jersey City, New Jersey in 1957. He received the B.S. degree from Lafayette College, Easton, PA in 1979, and the M.S. and Ph.D. degrees from the University of California, Irvine, in 1981 and 1989, respectively, all in electrical engineering.

He was with Philips Gloeilampen Fabrieken, Eindhoven, The Netherlands, in 1978 where he worked on the design of bipolar differential amplifiers. From 1979

to 1991, he was with Hughes Aircraft Company, rising to the position of manager of the Signal Processing Design and Test Department, responsible for the design and test of high performance digital and analog IC's. He has been with the Department of Electrical Engineering at the University of Rochester, Rochester, NY, since 1991, where he is an Associate Professor and Director of the High Performance VLSI/IC Design and Analysis Laboratory. His current research and teaching interests are in high performance microelectronic design and analysis with application to high speed portable processors and low power wireless communications.

He has authored two book chapters and many papers in the fields of high speed and low power CMOS design techniques, pipelining and retiming, and the theory and applications of synchronous clock distribution networks, and has edited one book, *Clock Distribution Networks in VLSI Circuits and Systems* (IEEE Press, 1995). Dr. Friedman is a Senior Member of the IEEE, a Member of the editorial board of *Analog Integrated Circuits and Signal Processing*, Chair of the VLSI Systems and Applications CAS Technical Committee, Chair of the VLSI track for ISCAS '96 and '97, and a Member of the technical program committee of a number of conferences. He was a Member of the editorial board of the *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Chair of the Electron Devices Chapter of the IEEE Rochester Section, and a recipient of the Howard Hughes Masters and Doctoral Fellowships, an NSF Research Initiation Award, an Outstanding IEEE Chapter Chairman Award, and a University of Rochester College of Engineering Teaching Excellence Award.



J. H. Mulligan, Jr. received the B.E.E. and E.E. degrees from the Cooper Union School of Engineering in 1943 and 1947, the M.S. degree from Stevens Institute of Technology in 1945, and the Ph.D. degree from Columbia University in 1948, both in electrical engineering.

His career includes engineering responsibilities in

industrial, government, and academic organizations. He has been employed by Bell Laboratories, the Naval Research Laboratory, and the Allen B. DuMont Laboratories. From 1949 to 1968 he was a member of the faculty of the Department of Electrical Engineering at New York University, serving as Chairman of the Department from 1952 to 1968. From 1968 to

1974 he was Secretary and Executive Officer of the National Academy of Engineering. He served as Dean of the School of Engineering at the University of California, Irvine, from 1974 to 1977, following which he returned to full-time teaching and research as Professor of Electrical Engineering at that institution. Dr. Mulligan passed away on January 12, 1996.

