

## 14.4/Yacoub and Friedman/Environment-Sensitive Circuit Design Te

### AN ENVIRONMENT SENSITIVE CIRCUIT DESIGN TECHNIQUE FOR MODELING VLSI INTERCONNECT IMPEDANCES

Ghassan Y. Yacoub and Eby G. Friedman  
Hughes Aircraft Company  
6155 El Camino Real  
Carlsbad, CA 92009

#### Abstract

A circuit design technique is described that permits accurate modeling of interconnect load impedances by specifically considering the circuit's environment. Appropriate interconnect models are selected on a node-by-node basis as a function of the relative magnitude of the individual device and interconnect resistive and capacitive components at each given node so as to maintain a given level of accuracy while optimizing computational efficiency. This technique has been baselined around the Hughes Aircraft 1.25  $\mu\text{m}$  CMOS/SOS VHSIC technology and is currently being automated for structured VLSI design applications.

#### I. Introduction

High performance VLSI circuit design is typically highly iterative in nature and requires extensive detailed circuit analysis. This analysis must consider the extreme range of environmental conditions that the circuit is specified to operate within. Over these wide range of conditions, from best case to worst case, the device output impedance will vary appreciably with respect to its interconnect load impedance. Therefore, the lumped interconnect impedance network used to model the resistive and capacitive interconnect impedance should be chosen so as to maintain simulated performance accuracy and save circuit area while conserving CPU compute efficiency. This paper describes a circuit impedance relationship that permits one to select an optimally modeled lumped interconnect impedance network as a function of its circuit environment.

#### II. Circuit Analysis

It is common practice within the industry to use a lumped one-section ladder network to model distributed RC transistor interconnect load impedances. This lumped network guarantees an upper bound (i.e., worst case) time delay for critical path timing analysis and a minimum number of nodes for CPU computational efficiency. However, this upper bound can lead to appreciable circuit overdesign which increases with the relative magnitude of the interconnect delay between register elements in a data path. Thus, a more accurate representation of the interconnect delay is useful when designing higher performance circuits. The design technique described within this paper is directly oriented to high speed and high precision VLSI circuit design.

#### A. Definition of Symbols

- $W_p$ : PMOS transistor width (micrometers)  
 $R_w$ : Lumped wire resistance (ohms)  
 $C_w$ : Lumped wire capacitance (femtofarads)  
 $r_t$ : Lower bound transistor output impedance  
 $\left[ \frac{1}{\text{max drain conductance}} \right]$  (ohms)  
 $C_t$ : Lumped transistor input capacitance (femtofarads)  
 $V_{in}$ : MOS transistor input voltage (volts)  
 $V_{tp}$ : PMOS transistor threshold voltage, negative for enhancement devices (volts)  
 $V_{dsp}, V_{dsn}$ : PMOS and NMOS transistor source drain voltages, respectively (volts)  
 $V_{DD}$ : Power supply voltage (volts)  
 $\alpha$ : Relative Modulation Factor between  $r_t$  at  $W_p$  (dimensionless)  
 $\beta_p$ : PMOS transistor gain factor  $\left[ \frac{\text{farads}}{\text{volt-secor}} \right]$   
 $C_T = \frac{C_t}{C_w}$ , ratio of the transistor input capacitance to the lumped wire capacitance  
 $R_T = \frac{r_t}{R_w}$ , ratio of the transistor output resistance to the lumped wire resistance

#### B. Calculation of Device Output Impedance

The output impedance of a driver is a complex relationship among several factors such as the device's process parameters, the shape of the transient waveform, the output resistive capacitive loading, the circuit environment conditions, and the layout design style.  $r_t$  bounds are used in this design technique since they are more sensitive to capacitive interconnect impedances and therefore result in greater accuracy of the distributed interconnect impedance models.

The drain current equations of a typical register buffer represented in Figure 1 which correspond to a minimum PMOS output impedance are defined below [1]:

$$I_{dsp} = -\beta_p [(v_{in} - v_{DD} - v_{tp})(v_{dsp}) - \frac{1}{2}v_{dsp}^2] \quad \left. \begin{array}{l} v_0 \leq v_{in} - v_{tp} \\ 0 \leq v_{in} \leq v_{tn} \\ |v_{tp}| \leq v_0 \leq v_{DD} \end{array} \right\} \quad (1)$$

$$I_{dsn} = 0 \quad (2)$$

where,

$$\beta_p = \frac{W}{L_p} \mu_p C_{ox} \quad (3)$$




Figure 1: CMOS Ratioed Buffer Driving Interconnect and Device Loads

The above equations define the drain current of a PMOS transistor when operating in the linear mode and the drain current of an NMOS transistor when operating in the cutoff mode. Since the PMOS and NMOS devices are assumed to be geometrically ratioed, the drain-to-source current is equivalent for both the P-channel and N-channel devices when operating in the same I-V region. As the input voltage  $v_{in}$  and the drain voltage  $v_{dsp}$  approach zero, the PMOS lower bound output impedance will approach  $r_t$  as described in equations (4) and (5) below.

$$(r_t)^{-1} = \lim_{v_{in}, v_{dsp} \rightarrow 0} \frac{dI_{dsp}}{dv_{dsp}} = \beta_p (v_{DD} + v_{tp}) \quad (4)$$

Therefore,

$$r_t = \frac{1}{\beta_p (v_{DD} + v_{tp})} \quad (5)$$

The transconductance of a device,  $(r_t)^{-1}$ , is linearly dependent upon its width as described by equations (3) and (5). The larger the device width, the greater its transconductance. This linear relationship has been extensively studied in terms of its technology dependence and can be described in a useful, intuitive way as shown in equation (6). Thus, for a given value of  $\alpha$ , process, and bias conditions,  $r_t$  can be determined directly from  $W_p$ .

$$r_t = \frac{1}{\beta_p (v_{DD} + v_{tp})} = \alpha \frac{1}{\beta_p v_{DD}}$$

$$r_t = \alpha \frac{1}{W_p} \frac{L_p}{\mu_p C_{ox}} \frac{1}{v_{DD}}$$

where,

$$\alpha = \frac{v_{DD}}{v_{DD} + v_{tp}} \quad \text{and } \beta_p v_{DD} \text{ is described in [2].}$$

Thus,  $\alpha$  is always larger than one for a typical enhancement PMOS device since  $v_{tp}$  is negative. Equation (6) can be characterized in terms of  $\alpha$ . For a given  $W_p$ ,  $r_t$  is a function of  $\alpha$ . This example assumes nominal process parameters, 85°C, 5 volt power supply, and no total dose radiation. Thus, one can determine the device output impedance directly from a given device geometric width under a given set of environmental conditions. This is exemplified by equation (8) below and the inverse relationship between  $r_t$  and  $W_p$  is graphically depicted in Figure 2.




Figure 2: Buffer Output Resistance as a Function of P-Channel Geometric Width

The Relative Modulation Factor  $\alpha$  is sensitive to the circuit environment as depicted in Table 1 since both  $v_{DD}$  and  $v_{tp}$  can change.  $\alpha$  is depicted in Table 1 as an implicit function of temperature, process parameters, and radiation. This table has been calibrated for our 1.25  $\mu\text{m}$  CMOS/SOS VHSIC technology. Values of  $r_t$  have been determined as described by Sakurai [3]. The added sophistication of considering the effects of varying circuit environmental conditions on the value of  $\alpha$ . Thus, for a given value of  $W_p$ , an estimate of the output resistance of a ratioed buffer can be made and this value can be used in an optimally model that output node's interconnect impedance.

V <sub>DD</sub> (V)	TEMP (°C)	PROCESS PARAMETERS	TOTAL DOSE RADIATION (Rad-Si)	α
4.5	27	BEST	NO	1.50
4.5	85	NOMINAL	NO	2.23
4.5	125	WORST	NO	2.92
4.5	125	WORST	3×10 <sup>5</sup>	3.31
5.0	27	BEST	NO	1.34
5.0	85	NOMINAL	NO	2.01
5.0	125	WORST	NO	2.61
5.0	125	WORST	3×10 <sup>5</sup>	2.92
5.5	27	BEST	NO	1.22
5.5	85	NOMINAL	NO	1.83
5.5	125	WORST	NO	2.37
5.5	125	WORST	3×10 <sup>5</sup>	2.61

Table 1: Values of the Relative Modulation Factor α as a Function of Circuit Environment

C. Selection of Optimal Interconnect Impedance Model

For each cell type in a given cell library, the input capacitive load and the output drive resistance described in terms of P-channel device width is defined in a look-up table, exemplified by Table 2. From these values and a node's extracted resistive and capacitive interconnect impedances, the ratios R<sub>T</sub> and C<sub>T</sub> can be computed. R<sub>T</sub> and C<sub>T</sub> are ratios which represent the relative magnitude of the transistor impedance, r<sub>t</sub> and C<sub>t</sub>, to its interconnect impedance, R<sub>w</sub> and C<sub>w</sub>, as described in equations (9) and (10). A second

$$R_T = \frac{r_t}{R_w} \tag{9}$$

$$C_T = \frac{C_t}{C_w} \tag{10}$$

CELL TYPE	C <sub>t</sub> (fF)					W <sub>p</sub> (MICROMETERS)	
	INVA	22					6.8
ANDA	28	28				14.2	
DFF	57	38				17	17
ADD2	264	87	88	84	85	17	17
⋮							
⋮							

Table 2: Cell Library Look-up Table Defining Input Capacitance and P-Channel Device Width for Each Cell Type

look-up table, shown in Table 3, is then used to select an optimum lumped network model, examples of which are given in Figure 3, for each net under study. Table 3 is constructed based on the relative error of the signal transition time between a one-section ladder network and a one-section π network [4] for various values of R<sub>T</sub> and C<sub>T</sub>.




Figure 3: Lumped Circuit Models Used to Approximate Distributed RC Interconnect Impedances

Table 3 assumes that an L network is chosen a one-section π network when the relative transition error is less than 10%. When the relative error is between 10% and 35%, a one-section π network is chosen while a two-section π network is chosen for larger errors. The favorable compromise position between accuracy and computational efficiency is attained.

C <sub>T</sub>	R <sub>T</sub>										
	0	0.1	0.2	0.3	0.75	1.5	2	5	20	100	
0.1	π3	π3	π3	π2	π1	π1	L	C	C		
0.2	π3	π2	π2	π1	π1	π1	L	C	C		
0.5	π1	π1	π1	π1	L	L	L	C	C		
1	π1	π1	π1	L	L	L	L	C	C		
2	π1	L	L	L	L	L	L	C	C		
3	L	L	L	L	L	L	L	C	C		
5	R	R	R	R	R	R	R	C	C		
20	R	R	R	R	R	R	R	C	C		
100	R	R	R	R	R	R	R	C	N		

Table 3: Lumped Interconnect Circuit Models Used to Approximate Distributed RC Interconnect Impedance as a Function of R<sub>T</sub> and C<sub>T</sub>

The choice of error breakpoint is both technique and design style dependent and can be varied for different design constraints. The relative error describes the percentage improvement in accuracy that one can achieve when using a more accurate interconnect impedance model. A π network used instead of a T network since it utilizes fewer nodes and is therefore more computation efficient since the computational efficiency of SPICE is directly dependent upon the size of the nodal matrix. For values of R<sub>T</sub> and C<sub>T</sub> greater than 5, relative errors between L, R, C, and π networks less than 10% dictate the selection of the simple R, C, or N network model. For large values of R<sub>T</sub>, the interconnect resistance is negligible in consequence and the interconnect model can be represented as a simple capacitor.

#### 14.4/Yacoub and Friedman/Environment-Sensitive Circuit Design Technique

large values of  $C_T$ , the interconnect model can be represented as a simple resistor. For large values of both  $R_T$  and  $C_T$ , no RC interconnect impedance model is necessary and this is symbolically represented as an N network model. Thus, the user defined factor combined with the two technology dependent look-up tables, Tables 2 and 3, define an appropriate RC network for modeling a wire's distributed interconnect impedance which accurately represents the distributed RC load for specific  $R_T$  and  $C_T$  ratios.

#### III. Conclusion

This paper describes an algorithm for 1) determining a device's output impedance from a technology dependent gain relationship as a function of its circuit environment and 2) choosing an optimal RC network which accurately models a wire's interconnect impedance based on technology specific look-up tables. Each node's device input capacitance and output resistance is compared to its resistive and capacitive interconnect impedances respectively, in terms of the ratios  $C_T$  and  $R_T$ . Together, they define both a sufficiently accurate and CPU efficient model of a node's interconnect impedance. The technology specific information described within this paper has been

baselined around our 1.25  $\mu$ m CMOS/SOS VHSIC technology.

#### IV. Acknowledgment

The authors would like to express their gratitude to Dr. W. R. Smith for his valuable comments

#### V. References

- [1] N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Reading: Addison-Wesley, pp. 46-49, 1985.
- [2] M. Annaratone, Digital CMOS Circuit Design, Boston: Kluwer, pp. 149-151, 1986.
- [3] T. Sakurai, "Approximation of Wiring in MOSFET LSI," IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 4, pp. 411-416, August 1983.
- [4] R. J. Antinone and G. W. Brown, "Modeling of Resistive Interconnects in Integrated Circuits," IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 2, pp. 200-203, April 1983.