# Resistive Power in CMOS Circuits

Magdy A. El-Moursy and Eby G. Friedman

Department of Electrical and Computer Engineering
University of Rochester
Rochester, New York 14627-0231

Abstract— Interconnect resistance dissipates a portion of the total transient power in CMOS circuits. Conduction losses increase with larger interconnect resistance. It is shown in this paper that these losses do not add to the total power dissipation of a CMOS circuit through  $I^2R$  losses. Interconnect resistance can, however, increase the short-circuit power of both the driver and load gates.

#### 1 Introduction

Power dissipation has become a primary design constraint in modern CMOS integrated circuits. Several methods have been introduced to estimate the transient power dissipation where the circuit load is modeled as a single lumped capacitor [1]. This interconnect model, however, neglects interconnect resistance and inductance. As the feature size is scaled, the effects of interconnect resistance and, more recently, inductance have increased.

Various components of power dissipation have been studied for different line models [2]-[5]. As the resistance of the interconnect has become significant, a portion of the total transient power dissipation is consumed as conduction loss within the line. The results described previously show that conduction losses can reach 54% of the total transient power dissipation. A closed form expression for the resistive power dissipation of a CMOS inverter driving a resistive-capacitive load is presented in [2]. A confusion, however, exists

as to whether and how to consider resistive  $I^2R$  power losses within the interconnect line. The conduction loss has been incorrectly represented as an additional transient power component [2, 7]. It is shown here that this conclusion is incorrect. Conduction losses do not add to the total transient power dissipation of a CMOS circuit. Regardless of the magnitude of the line resistance, the conduction loss does not change the total transient power dissipation of a CMOS circuit. This conclusion is applicable to any interconnect line whether modeled as a resistive-capacitive line or as a lossy RLC transmission line.

The effects of interconnect line resistance on the primary components of the transient power dissipation are described in section 2. In section 3, some simulation results are provided. The paper is concluded in section 4.

# 2 Effect of Interconnect Resistance on the Transient Power Dissipation

The effect of interconnect resistance on the transient power dissipation is discussed in this section. Transient power dissipation has two primary components, dynamic and short-circuit power. It is shown in subsection 2.1 that conduction losses within the interconnect line are already included in the dynamic power dissipation of a circuit. Furthermore, increasing the line resistance may reduce the dynamic power dissipation of the line driver under specific conditions. The line resistance can also increase the short-circuit power dissipation of the driver and the load gate. These topics are described in subsection 2.2.

<sup>\*</sup>This research was supported in part by the Semiconductor Research Corporation under Contract No. 2003-TJ-1068, the DARPA/ITO under AFRL Contract F29601-00-K-0182, the National Science Foundation under Contact No. CCR-0304574, the Fulbright Program under Grant No. 87481764, grants from the New York State Office of Science, Technology & Academic Research to the Center for Advanced Technology - Electronic Imaging Systems and to the Microelectronics Design Center, and by grants from Xerox Corporation, IBM Corporation, Intel Corporation, Lucent Technologies Corporation, and Eastman Kodak Company.

# 2.1 Conduction Loss in Resistive Interconnect

To determine the process in which conduction losses are included in the transient power dissipation, the  $CV_{dd}^2f$  dynamic power dissipation of an inverter driving a capacitive load is first considered, where the short-circuit power is neglected. In order to properly evaluate the circuit, the PMOS and NMOS transistors are replaced with an equivalent variable resistance  $R_p$  and  $R_n$ , respectively.




Figure 1: Equivalent circuit model including line resistance during a) charging, b) discharging

To charge the load, an energy e drawn from the power supply is

$$e = \int_{T/2} V_{dd} I dt = V_{dd} Q,$$
 (1)

where I is the charging current and Q is the charge placed on the load capacitor, where  $Q = C_{load}V_{dd}$  [6]. The energy drawn from the supply is  $C_{load}V_{dd}^2$  and the dynamic power dissipation is  $C_{load}V_{dd}^2f$ , where f = 1/T is the switching frequency.

As the load capacitor is charged from 0 to  $V_{dd}$ , the energy stored in the capacitor is  $\frac{1}{2}C_{load}V_{dd}^2$ . From conservation of energy, the remaining half of the energy is dissipated in  $R_p$ . During the period the load is discharged, the energy stored in  $C_{load}$  is dissipated in  $R_n$ . Note that the dynamic power dissipation does not depend upon the magnitude of  $R_p$  and  $R_n$  (which are dependent upon the size of the driver transistors). Note also that the power is dissipated in the resistors,  $R_p$  and  $R_n$ .

If a line resistance is included in the interconnect model, the equivalent circuit for both switching polarities is shown in Figs. 1a and 1b. The total resistances are  $\,$ 

$$R_{e\,qp} = R_p + R_{line} \,, \tag{2}$$

$$R_{egn} = R_n + R_{line} . (3)$$

The power supply charges the load capacitance  $C_{load}$  to the supply voltage  $V_{dd}$ . The amount of charge Q drawn from the source is

Charge (Q) = Capacitance  $(C_{load})$ 

• Voltage across capacitance  $(V_{dd})$ . (4)

The energy drawn from the source is the same as (1),

Energy 
$$(e)$$
 = Voltage supply  $(V_{dd})$  · Charge  $(Q)$ . (5)

The capacitive-resistive line, therefore, dissipates the same dynamic power  $C_{load}V_{dd}^2f$  as a capacitive line.

When the voltage across the load capacitor reaches the supply voltage  $V_{dd}$ , the energy stored in the load capacitor is independent of the resistance, current, or time. The energy stored in the load capacitor is half the energy drawn from the supply and is

$$E_c = \frac{1}{2} C_{load} V_{dd}^2.$$
(6)

From conservation of energy, the energy dissipated in the equivalent resistance  $R_{eqp}$  is the remaining half and is

$$E_{R_{eqp}} = \frac{1}{2} C_{load} V_{dd}^{2}. (7)$$

During the discharge phase, the charge on the capacitor is moved to ground. Regardless of the resistance, current, and time, the energy dissipated in  $R_{eqn}$  is

$$E_{R_{eqn}} = \frac{1}{2} C_{load} V_{dd}^2. \tag{8}$$

The total dynamic power dissipation is twice the energy dissipated in one of the resistances  $\frac{1}{2}C_{load}V_{dd}^2$  per frequency, leading to

$$P_{Dynamic} = C_{load} V_{dd}^{2} f. (9)$$

The conduction losses are, therefore, included in the dynamic power component and should not be considered separately. In both of the capacitive and capacitive-resistive interconnect models, the power is dissipated in the resistances. In a simple capacitive interconnect model, the dynamic power is dissipated in the transistors. In a capacitive-resistive interconnect model, the dynamic power is divided between the interconnect resistance and the transistors.




Figure 2: Equivalent circuit including short-circuit current for an input signal transitioning high-to-low

Once the voltage across the load capacitor reaches the supply voltage, the dynamic power does not change with the line resistance. The interconnect resistance reduces the charging (discharging) currents, increasing the time required to charge (discharge) the load.

A second observation can be noted. The interconnect resistance can actually reduce the dynamic power dissipation. If the final voltage  $V_{final}$  across the load capacitor does not reach the supply voltage  $(i.e., 90\% \text{ of } V_{dd})$  due to the interconnect resistance, while the circuit continues to function properly, the dynamic power dissipation of the driver decreases with increasing line resistance. The energy drawn from the power supply, therefore, decreases with increasing line resistance. The difference in energy  $\Delta E$  between these two cases is proportional to the difference between the square of the final voltage at the load and the supply voltage,

$$\Delta E = C_{load} \left( V_{dd}^2 - V_{final}^2 \right). \tag{10}$$

The energy drawn from the source is divided equally, each half is dissipated in one of the two switching resistances. The signal degradation caused by an increase in the interconnect resistance, however, increases the sensitivity of the signal to noise. Furthermore, increasing the line resistance will likely increase the short-circuit power dissipation, as discussed in subsection 2.2. Increasing the signal transition time increases the short-circuit power within the load gate as well as the signal delay along the line.

### 2.2 Effect of Line Resistance on Short-Circuit Power within the Driver Gate

The line resistance can increase the short-circuit current within the line driver. The short-circuit current is illustrated in the equivalent circuit shown in Fig. 2. As the line resistance increases, the charging (and discharging) current decreases. A more highly resistive line increases the portion of the source current that flows through the NMOS transistor to ground, thereby increasing the short-circuit current and, consequently, the short-circuit power dissipation within the driver gate.

The period during which both of the driver transistors are simultaneously on depends upon the input signal transition time and is independent of the load at the output of the gate. Hence, the increase in short-circuit power is due to the limited increase in the short-circuit current.

The interconnect inductance of a lossy interconnect is a lossless element, and, therefore, does not contribute to the transient power dissipation of a line. As described in [3], the dynamic power dissipated by a lossless transmission line equals the dynamic power dissipated by the total line capacitance. As described in subsection 2.1, the dynamic power of a lossy transmission line equals the dynamic power of a lossless line with the same line capacitance. Similar to the previous discussion, the resistance of a lossy transmission line may also increase the short-circuit power dissipation of both the driver and the load.

## 3 Simulation Results

In order to verify these observations, a CMOS inverter driving either a capacitive-resistive line or a lossy transmission line has been investigated. A 0.24  $\mu$ m CMOS inverter is loaded by a lumped RC impedance with an equivalent line capacitance of  $C_{INT}=50fF$ , and an equivalent line resistance is varied from 0.25  $\Omega$  to 20 K $\Omega$ . The magnitude of each of the power components is determined by SPICE and listed in Table 1.

As the line resistance increases, the conduction loss also becomes larger but does not increase the total transient power dissipation. Any increase in the total transient power is due to an increase in the shortcircuit power. The increase in short-circuit power is

Table 1: Power components for resistive-capacitive line

		Ratio of Conduction			
Line Resistance $(\Omega)$	Short-circuit	Total	Dynamic	Conduction Loss	Loss to the Total (%)
0.25	18.66	34.28	15.62	0.0038	0.01
2.5	18.66	34.28	15.62	0.0381	0.11
25	18.76	34.38	15.62	0.3759	1.09
250	19.52	35.14	15.62	3.36	9.29
2500	21.79	37.41	15.62	12.24	32.74
20000	22.71	38.33	15.62	15.21	39.69

Table 2: Power components for lossy transmission line

		Ratio of Conduction			
Line Resistance $(\Omega)$	Short-circuit	Total	Dynamic	Conduction Loss	Loss to the Total (%)
0.25	19.57	35.19	15.62	0.0067	0.02
2.5	19.55	35.17	15.62	0.0649	0.18
25	19.62	35.24	15.62	0.6016	1.71
250	20.17	35.79	15.62	4.08	11.41
2500	21.89	37.51	15.62	12.48	33.29
20000	22.71	38.33	15.62	15.22	39.71

about 21% for about a five order of magnitude increase in the line resistance.

The lossy transmission line is modeled by adding a lumped inductance of  $10\,nH$  in series with the line resistance. The same power components are listed in Table 2. Note from the data listed in Table 2 that the addition of a resistance in the lossy transmission line also does not change the total transient power other than producing a small increase in the short-circuit power.

#### 4 Conclusions

The effects of interconnect line resistance on the total transient power dissipation of CMOS circuits are discussed in this paper. As the line resistance is increased, the conduction loss becomes a larger portion of the total transient power dissipation. The conduction loss of an interconnect line should, therefore, not be considered separately in estimating the total transient power dissipation. Conduction losses are included as part of the dynamic power dissipation. The magnitude of the dynamic power dissipation of a circuit is *independent* of the resistance of the interconnect line. A small increase in the short-circuit power dissipation within the driver gate occurs with a several orders of magnitude increase in the interconnect resistance. The line resistance has the same effect on the conduction loss of an interconnect line

whether the line is modeled as a resistive-capacitive line or as a lossy transmission line.

#### References

- [1] L. Bisdounis and O. Koufopavlou, "Short-Circuit Energy Dissipation Modeling for Submicrometer CMOS Gates," *IEEE Transactions on Circuits and* Systems I: Fundamental Theory and Applications, Vol. 47, No. 9, pp. 1350-1361, September 2000.
- [2] V. Adler and E. G. Friedman, "Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load," Analog Integrated Circuits and Signal Processing, Vol. 14, No. 1/2, pp. 29-39, September 1997.
- [3] Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Dynamic and Short-Circuit Power of CMOS Gates Driving Lossless Transmission Lines," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, Vol. 46, No. 8, pp. 950-961, August 1999.
- [4] K. T. Tang and E. G. Friedman, "Delay and Power Expressions Characterizing a CMOS Inverter Driving an RLC Load," Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. III, pp. 283-286, May 2000.
- [5] A. S. Sedra and K. C. Smith, Microelectronic Circuits, Oxford University Press, 1998.
- [6] A. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits, IEEE Press, 2001.