

Microelectronics Journal 36 (2005) 863-867

Microelectronics Journal

www.elsevier.com/locate/mejo

Monolithic voltage conversion in low-voltage CMOS technologies[★]

Volkan Kursun^{a,*}, Vivek K. De^b, Eby G. Friedman^c, Siva G. Narendra^b

^aDepartment of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI 53706-1691, USA
^bCircuit Research, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA
^cDepartment of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627-0231, USA

Received 8 September 2004; received in revised form 4 March 2005; accepted 20 March 2005

Abstract

A high-to-low switching DC-DC converter that operates at input voltages up to two times as high as the maximum voltage permitted in a low-voltage CMOS technology is proposed in this paper. The proposed circuit technique is based on a cascode bridge that maintains the steady-state voltage differences among the terminals of all of the transistors within a range imposed by a specific low-voltage CMOS technology. An efficiency of 87.8% is achieved for 3.6–0.9 V conversion assuming a 0.18 µm CMOS technology. The DC-DC converter operates at a switching frequency of 97 MHz while supplying a DC current of 250 mA to the load.

© 2005 Elsevier Ltd. All rights reserved.

Keywords: Low-voltage DC-DC converters; Monolithic DC-DC conversion; High DC-DC voltage conversion ratio; Transistor reliability; High-voltage stress

1. Introduction

Voltages significantly higher than current board level voltages will become necessary to efficiently deliver significantly greater levels of power to future high performance integrated circuits [1]. Distributing power at a higher voltage reduces the supply current of an integrated circuit. At a reduced supply current, resistive voltage drops and parasitic power dissipation of the off-chip power distribution network is reduced, thereby enhancing the energy efficiency and quality of the distributed voltage [1–3]. Once the required energy reaches the input pads of a microprocessor, the lower supply voltage of the microprocessor circuitry can be generated by a monolithic DC–DC converter on the same die as the microprocessor, as shown in Fig. 1.

Monolithic DC-DC conversion on the same die as the load provides several desirable aspects [1,2]. In a typical non-integrated switching DC-DC converter (as shown in Fig. 2), significant energy is dissipated in the parasitic impedances of the circuit board interconnect and among the discrete components of the regulator [1,2].

As microprocessor current demands increase, the energy losses of the off-chip power generation increase, further degrading the efficiency of a DC–DC converter. Integrating both the active and passive devices of a DC–DC converter onto the same die as a microprocessor improves energy efficiency, enhances the quality of the voltage regulation, decreases the number of I/O pads dedicated for power delivery on the microprocessor die, and reduces the cost of fabrication and area of the DC–DC converter [1,2].

Because of the advantages of a high-voltage power delivery on a circuit board and monolithic DC-DC conversion, next generation low-voltage and high-power microprocessors are likely to require high input voltage, large step-down DC-DC converters monolithically integrated onto the same die. Operating voltages of standard nonisolated switching DC-DC converters are, however, limited due to MOSFET reliability issues. In a standard buck converter circuit as shown in Fig. 2, the input voltage $V_{\rm DD1}$ is limited to less than or equal to the maximum voltage that is allowed to be directly applied across the terminals of a MOSFET, V_{max} , which is specific to a particular fabrication technology. Provided that a DC-DC converter is integrated onto the same die as the microprocessor (fabricated in a lowvoltage nanometer CMOS technology), the range of input voltages that can be applied to a standard DC-DC converter circuit are further reduced. A standard non-isolated switching DC-DC converter topology such as a standard buck

^{*} This research was supported in part by a grant from Intel Corporation.

^{*} Corresponding author.




Fig. 1. High-voltage off-chip power delivery and on-chip DC-DC conversion.

converter circuit as shown in Fig. 2 is, therefore, not suitable for future high performance integrated circuits which are likely to require high distribution voltages (on the printed circuit board) and monolithic DC–DC converters that can operate at high input voltages.

A cascode buffer circuit that can be used in a monolithic non-isolated switching DC–DC converter operating at a high input voltage is proposed in this paper. The proposed circuit can also be used as an I/O buffer to interface circuits operating at significantly different voltages. The proposed circuit, when used as part of a voltage regulator, ensures that the voltages across the terminals of all of the MOSFETs in a DC–DC converter are maintained within the limits imposed by an available low-voltage CMOS technology. With the proposed circuit technique, high-to-low DC–DC converters operating at input voltages up to two times the maximum voltage ($V_{\rm max}$) in a 0.18 µm CMOS technology are designed. An efficiency of 87.8% is demonstrated for a voltage conversion from 3.6 to 0.9 V while supplying 250 mA of DC current.

The paper is organized as follows. The operation of the proposed cascade buffer and DC–DC converter is presented in Section 2. Simulation results of three voltage converters based on the proposed circuit technique are described in Section 3. Some conclusions are offered in Section 4.

2. Large step-down non-isolated switching dc-dc converter

A non-isolated switching DC-DC converter circuit that can operate at input voltages higher than the maximum voltage ($V_{\rm max}$) that can be directly applied across the terminals of a MOSFET in a deep submicrometer low-voltage CMOS technology is described in this section. The operation of the proposed cascode buffer is described in Section 2.1. The DC-DC converter based on the proposed cascode buffer circuit is presented in Section 2.2.

2.1. Operation of the proposed cascode buffer

A high-to-low DC-DC converter with a cascode buffer operating at an input supply voltage of $V_{\rm DD1} = 2V_{\rm max}$ is shown in Fig. 3. The proposed cascode buffer circuit generates an output signal swinging between ground and $V_{\rm DD1}$ from an input control signal swinging between ground and $V_{\rm DD3}$, while guaranteeing that the voltages applied between the gate-to-source, gate-to-drain, and gate-to-body terminals of the MOSFETs do not exceed the maximum voltage difference, $V_{\rm max}$, allowed in a CMOS technology. As shown in Fig. 3, the input supply voltage $V_{\rm DD1}$ can be as high as twice $V_{\rm max}$ while




Fig. 2. A standard off-chip buck converter circuit ($V_{\text{DDI}} \leq V_{\text{max}}$).




Fig. 3. The proposed DC-DC converter operating at an input supply voltage of $V_{\rm DD1} = 2V_{\rm max}(V_{\rm DD3} = V_{\rm max})$.

complying with the steady-state voltage constraints across the terminals of all of the MOSFETs.

In Fig. 3, $V_{\rm DD1} = 2V_{\rm max}$ and $V_{\rm DD3} = V_{\rm max}$. The proposed cascode buffer behaves in the following manner. When the output of the pulse width modulator (Node₇) transitions low, Node₄ is pulled up to $2V_{\text{max}}$, turning off P_1 . Node₆ is pulled up to V_{max} , turning on N_1 . Node₂ transitions low through N_2 and N_1 . Node₁ is discharged to $V_{DD3} + |V_{tp}|$. When the output of the pulse width modulator transitions high, Node₆ is pulled down to ground, cutting off N_1 . Node₄ is pulled down to V_{max} turning on P_1 . Node₂ is pulled up to $2V_{\text{max}}$ through P_1 and P_2 . Node₃ is charged to $V_{DD3}-V_{tn}$. Node₅ is maintained at V_{max} via V_{DD3} . The source and body terminals of P_2 and N_2 are shorted in order to ensure that the maximum permitted source-to-body and drain-to-body junction reverse bias voltages are not exceeded. With the proposed circuit technique, voltage differences between the terminals of all of the MOSFETs satisfy the voltage constraints dictated by a low-voltage process technology while operating at high input and output voltages.

2.2. Operation of the proposed DC-DC converter

The operation of the proposed DC–DC converter circuit behaves in the following manner. The proposed cascode buffer produces an AC signal at Node₂ by a switching action controlled by a pulse width modulator. The AC signal at Node₂ is applied to a second-order low pass filter composed of an inductor and a capacitor. The low pass filter passes the DC component of the signal at Node₂ to the output. A small amount (assuming the filter corner frequency is much smaller than the switching frequency f_s of the DC–DC converter) of high frequency harmonics generated by the switching action of the MOSFETs also reaches the output due to the non-ideal characteristics of the output filter.

The output voltage $V_{\rm DD2}(t)$ is

$$V_{\rm DD2}(t) = V_{\rm DD2} + V_{\rm ripple}(t), \tag{1}$$

where $V_{\rm DD2}$ is the DC component of the output voltage and $V_{\rm ripple}(t)$ is the voltage ripple waveform observed at the output due to the non-ideal characteristics of the output filter. The DC component of the output voltage is

$$V_{\text{DD2}} = \frac{1}{T_s} \int_0^{T_s} V_s(t) dt = DV_{\text{DD1}},$$
 (2)

where $V_s(t)$ is the AC signal generated at Node₂ and T_s , D, and $V_{\rm DD1}$ are the period, duty cycle, and amplitude, respectively, of $V_s(t)$. As given by (2), any positive output DC voltage less than $V_{\rm DD1}$ can be generated by the proposed DC–DC converter by varying the switching duty cycle D of the pull-up and pull-down network transistors.

3. Simulation results

Three DC-DC converters have been designed based on the proposed cascode bridge circuit. Simulation results characterizing the optimized maximum efficiency circuit configurations are presented in Section 3.1. A charge recycling mechanism in the proposed cascode bridge circuit significantly reduces the energy overhead of the proposed circuit technique and is discussed in Section 3.2.

3.1. Maximum efficiency circuit configurations

The maximum voltage that can be applied across the terminals of a MOSFET ($V_{\rm max}$) for the targeted 0.18 µm CMOS technology is 1.8 V. The DC–DC converter shown in Fig. 3 provides 3.6 V ($2V_{\rm max}$) to 0.9 V ($V_{\rm max}/2$) conversion while supplying 250 mA per phase DC current to the load. Two other DC–DC converters have been designed for 2.7 V ($1.5V_{\rm max}$) to 0.9 V ($V_{\rm max}/2$) and 1.8 V

Table 1
Circuit characteristics of the optimized maximum efficiency cascode buffer DC-DC converters and a standard buck converter for different input supply voltages

DC-DC converter	Conver- sion ratio	$V_{\mathrm{DD1}}\left(\mathrm{V}\right)$	$V_{\mathrm{DD2}}\left(\mathrm{V}\right)$	$V_{\mathrm{DD3}}\left(\mathrm{V}\right)$	Max η (%)	f _s (MHz)	C (nF)	L (nH)	W _{NMOS} (mm)	W _{PMOS} (mm)	I _{VDD3} (mA)
Circuit	4:1	3.6	0.9	1.8	87.8	97	3	13.92	6.05	7.25	-2.89
Circuit ₂	3:1	2.7	0.9	1.35	84.8	97	3	12.37	8	11.2	-1.01
Circuit ₃	2:1	1.8	0.9	0.9	83.5	97	3	9.28	11.61	24.39	-0.88
Buck	2:1	1.8	0.9	N/A	87.8	97	3	9.28	4.39	9.21	N/A

 (V_{max}) to 0.9 V $(V_{\text{max}}/2)$ conversion using a similar circuit topology as shown in Fig. 3.

All three DC–DC converters have been simulated assuming a $0.18 \, \mu m$ CMOS technology. The circuit parameters are optimized to maximize efficiency while satisfying output voltage and current requirements. The efficiency of a DC–DC converter is

$$\eta = 100 \times \frac{P_{\text{load}}}{P_{\text{load}} \times P_{\text{internal}}},\tag{3}$$

where $P_{\rm load}$ is the average power delivered to the load and $P_{\rm internal}$ is the average power dissipated in the internal parasitic impedances of a DC–DC converter. The optimized circuit configurations offering the highest efficiency for different voltage conversion ratios are listed in Table 1.

As listed in Table 1, an efficiency of 87.8% is achieved with the proposed DC–DC converter circuit for 3.6–0.9 V conversion. The circuit operates at a switching frequency of 97 MHz. The filter capacitor and inductor of this maximum efficiency circuit configuration are 3 nF and 13.92 nH, respectively.

Efficiencies of 84.8 and 83.5% are observed for the 2.7–0.9 and 1.8–0.9 V DC–DC converters, respectively. The parasitic energy dissipation within the DC–DC converter increases since the parasitic series resistances of the MOSFETs increase when the input supply voltage $V_{\rm DD1}$ is decreased. The efficiency achievable with the proposed DC–DC converter circuit is, therefore, reduced when the conversion ratio is decreased. Similarly, as listed in Table 1, the optimum transistor width that maximizes efficiency increases as the voltage conversion ratio is reduced.

A standard buck converter circuit has also been designed with the maximum input supply voltage $(V_{\rm DD1}=V_{\rm max}=1.8~{\rm V})$ that can be applied to a standard buck converter. For 1.8–0.9 V conversion while supplying 250 mA current, the efficiency attained with a standard buck converter is 4.3% higher that the efficiency achieved with the proposed DC–DC converter. The width of the power MOSFETs in a buck converter are also significantly smaller as compared to the proposed DC–DC converter (for a 2:1 conversion ratio).

3.2. Charge recycling mechanism

As listed in Table 1, the proposed circuit technique offers a similar efficiency while doubling (as compared to

a standard buck converter) the input supply voltage that can be applied without creating any MOSFET reliability issues. The high efficiency achieved for a significantly higher voltage conversion ratio as compared to a standard buck converter circuit is attributed to a charge recycling mechanism that exists in the proposed cascode buffer circuit. At any time during a state changing transition of the output of the pulse width modulator (independent of the direction of the transition), a portion of the charge required by the inverters to drive Node₆ originates from the discharging parasitic capacitances of the gate drivers of P_1 rather than from the power supply $V_{\rm DD3}$. Most of the charge drawn from $V_{\rm DD1}$ during an output low-to-high transition of a gate driver of P_1 is thereby recycled for use inside the drivers of N_1 before discharged to ground.

As listed in Table 1, the average current drawn from $V_{\rm DD3}$ is significantly smaller than the load current. The energy overhead of the additional reference voltage required for proper operation of the proposed cascode bridge circuit is, therefore, small. $V_{\rm DD3}$ can be generated by a simple integrated linear regulator without significantly affecting the overall efficiency of the proposed DC-DC converter. For all three DC-DC converters, the average current supplied by $V_{\rm DD3}$ is negative, meaning that the extra power supply essentially sinks rather than supplies current. The primary purpose of $V_{\rm DD3}$ is, therefore, to maintain the voltage of Node5 at $V_{\rm max}$ rather than supply the bulk of the current required for switching the gate driver buffers of N_1 .

4. Conclusions

A cascode bridge circuit that can be used in a monolithic non-isolated switching DC-DC converter with a high-voltage conversion ratio is proposed in this paper. The proposed circuit can also be used as an I/O buffer to interface circuits operating at significantly different voltages without creating any MOSFET reliability issues due to high-voltage stress. The proposed circuit, when used as part of a voltage regulator, ensures that the voltages across the terminals of all of the MOSFETs in a monolithic DC-DC converter are maintained within the limits imposed by an available low-voltage CMOS technology.

High-to-low DC-DC converters have been designed based on the proposed cascode bridge circuit. Reliable operation of the proposed DC-DC converters operating at an input supply voltage up to two times as high as the maximum voltage ($V_{\rm max}$) that can be directly applied across the terminals of a MOSFET is verified assuming a 0.18 μ m CMOS technology. The energy overhead of the proposed circuit technique is low due to a charge recycling mechanism in the MOSFET gate drivers. An efficiency of 87.8% is demonstrated for a voltage conversion from 3.6 to 0.9 V while supplying 250 mA of DC current.

References

- V. Kursun, S.G. Narendra, V.K. De, E.G. Friedman, Monolithic DC-DC converter analysis and MOSFET gate voltage optimization Proceedings of the IEEE/ACM International Symposium on Quality Electronic Design, March 2003 pp. 279–284.
- [2] V. Kursun, S.G. Narendra, V.K. De, E.G. Friedman, Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (3) (2003) 514–522.
- [3] Y. Panov, M.M. Jovanovic, Design and performance evaluation of low-voltage/high-current DC/DC on-board modules, IEEE Transactions on Power Electronics 16 (1) (2001) 26–33.