# **Crosstalk Noise Model for Shielded Interconnects in VLSI-based Circuits**

Junmou Zhang and Eby G. Friedman

Department of Electrical and Computer Engineering University of Rochester Rochester, New York 14627–0231

Abstract—Placing shields around a victim signal line is a common way to enhance signal integrity while minimizing delay uncertainty. An analytic model of the peak noise is developed for shielded interconnects based on a  $pseudo-2\pi RC$  model. A design methodology for inserting shields between coupled interconnects to reduce crosstalk noise is presented.

### I. INTRODUCTION

As feature sizes are decreased to deep submicrometer dimensions, coupling capacitances can significantly affect circuit performance due to decreased interconnect spacing and increased interconnect thickness. Shielding in high speed digital circuits is an effective and common way to reduce crosstalk noise and signal delay uncertainty. A common method of shielding is placing ground or power lines at the sides of a victim signal line to reduce noise and delay uncertainty. The crosstalk between two coupled interconnects is often neglected when a shield is inserted, significantly underestimating the coupling noise. The crosstalk noise between two shielded interconnects can produce a peak noise of 15% of  $V_{dd}$  in a 0.18  $\mu$ m CMOS technology. An accurate estimate of the peak noise for shielded interconnects is therefore necessary.

In Section II, an analytic model of the peak noise is developed for shielded interconnects based on a proposed *pseudo*- $2\pi RC$  model with an average error of 4.4% as compared to SPICE. In Section III, a design methodology for inserting a shield between coupled interconnects to reduce crosstalk noise is presented. Some conclusions are offered in Section IV.

#### II. ANALYTIC MODEL OF CROSSTALK

An interconnect structure composed of two shielded signal lines is shown in Fig. 1. The victim signal line is shielded by a ground or power line from the aggressor signal line.

A proposed *pseudo*- $2\pi RC$  model is used to model this interconnect structure, which is different from a standard  $2\pi RC$  model by shifting the coupling capacitances at the receiver ends to the middle nodes, as shown in Fig. 2. In a standard  $2\pi RC$  model, the coupling capacitance at the receiver ends are shorted to ground, significantly underestimating the coupling noise.



Fig. 1. Interconnect structure composed of two shielded signal lines



Fig. 2. Equivalent circuit model of the  $pseudo-2\pi RC$  model

Using a dominant pole truncation approximation [1], the transfer functions can be modeled as

$$H(s) \equiv \frac{V_{jm2}(s)}{V_{agg}(s)} \frac{V_{jr3}(s)}{V_{jm2}(s)} = \frac{s^2 t_{x1} t_{x2}}{(1 + s t_{y1})(1 + s t_{y2})}.$$
 (1)

 $t_{x1}$ ,  $t_{y1}$ ,  $t_{x2}$ , and  $t_{y2}$  are

$$t_{x1} = \frac{3}{2}C_{c1}R_{ds},$$

$$t_{y1} = R_{s1}(C_1 + C_2 + C_5 + 3C_{c1}) + R_{d1}(C_1 + C_2 + 3C_{c1}) + R_{r1}C_2 + R_{s3}(C_3 + C_4 + C_6 + 3C_{c2}) + R_{r3}C_4 + R_{d3}(C_3 + C_4 + 3C_{c2}) + \frac{1}{2}R_{ds}(C_s + 3C_{c1} + 3C_{c2}),$$

$$t_{x2} = 3(R_{s3} + R_{d3})C_{c2},$$
(4)

$$t_{y2} = R_{s3}(C_3 + C_4 + C_6 + 3C_{c2}) + R_{r3}C_4 + R_{d3}(C_3 + C_4 + 3C_{c2}).$$
(5)

where  $C_5 = C_{gd1} + C_{c1}$  and  $C_6 = C_{gd3} + C_{c2}$ . The physical meaning of  $t_{x1}$ ,  $t_{y1}$ ,  $t_{x2}$ , and  $t_{y2}$  is

- $t_{x1}$  RC delay of the shield line, the coupling capacitance  $C_{x1}$  times the effective resistance from node  $V_{jm2}$  to ground.
- $t_{y1}$  the sum of the Elmore delays of all three nets.
- $t_{x2}$  RC delay of the victim line, the coupling capacitance  $C_{x2}$  times the effective resistance from node  $V_{jm3}$  to ground.
- $t_{y2}$  Elmore delay of the victim line.

This research is supported in part by the Semiconductor Research Corporation under Contract No. 99-TJ-687 and No. 2003-TJ-1068, the DARPA/ITO under AFRL Contract F29601-00-K-0182, grants from the New York State Office of Science, Technology & Academic Research to the Center for Advanced Technology - Electronic Imaging Systems and to the Microelectronics Design Center, and by grants from Xerox Corporation, IBM Corporation, Intel Corporation, Lucent Technologies Corporation, and Eastman Kodak Company.

For an aggressor with a ramp input signal with a normalized power supply  $V_{dd}$  and a transition time  $t_r$ , the coupling noise in the victim line is

$$V_{ir3}(t) = \begin{cases} \frac{t_{x1}t_{x2}}{t_r(t_{y1} - t_{y2})} (e^{-t/t_{y1}} - e^{-t/t_{y1}}), & t \le t_r \quad (6) \end{cases}$$

$$\left\{ \begin{array}{c} \frac{t_{x1}t_{x2}}{t_r(t_{y1}-t_{y2})} \left(ae^{-t/t_{y1}}-be^{-t/t_{y2}}\right), \ t>t_r \quad (7) \end{array} \right.$$

where  $a = (1 - e^{t_r/t_{y_1}})$  and  $b = (1 - e^{t_r/t_{y_2}})$ .

To determine the peak noise, (6) and (7) are differentiated with respect to t and set equal to zero. The times at which the peak noise occur are

$$t_{peak1} = \frac{t_{x1}t_{x2}}{(t_{y1} - t_{y2})} ln(t_{y1}/t_{y2}), \qquad 0 < t_{peak1} < t_r \qquad (8)$$

$$t_{peak2} = \frac{t_{x1}t_{x2}}{(t_{y1} - t_{y2})} ln(bt_{y1}/at_{y2}), \quad t_{peak2} > t_r$$
(9)

$$t_{peak3} = t_r . (10)$$

The peak noise for a shielded interconnect, therefore, is

$$V_{jr3}(t_{peak}) = max\{V_{jr3}(t_{peak1}), V_{jr3}(t_{peak2}), V_{jr3}(t_r)\}.$$
 (11)

The peak noise obtained from (11) is compared to SPICE, and exhibits an average error of 4.4%. The coupling noise for shielded interconnect increases with longer lines (see Fig. 3), and decreases with increasing shield width (see Fig. 4) and the physical separation between the signal line and the shield line. The signal line width, however, has little effect on the coupling noise.



Fig. 3. Comparison of coupling noise using SPICE with the analytic model for varying lengths (the maximum error is 9.5%)

## **III. SHIELD INSERTION METHODOLOGY**

The technique of increasing the physical separation as compared to inserting a shield to reduce crosstalk noise is shown in Fig. 4. The reduction in noise achieved by inserting a shield is much greater than by increasing the physical separation. If the space between the signal lines is sufficient for a minimum width shield line, inserting a shield is more efficient in reducing noise than increasing the physical separation.

A shield line is not an ideal ground because of the parasitic resistance of the line which causes noise to couple to the victim signal line. As shown in Fig. 5, the greater the number of connections tieing the shield line to the power/ground grid, the smaller the coupling noise on the victim signal. In order



Fig. 4. Comparison of noise reduction techniques by either inserting a shield (bottom axis in the graph) or increasing the physical separation (top axis in the graph).

to satisfy the coupling noise constraints, a minimum or greater number of ground connections is required.

For a target noise constraint  $V_{max}$ , the minimum number of ground connections for a shielded interconnect structure with length l is

$$N_{connections} = \frac{l}{l_{eq}},\tag{12}$$

where  $l_{eq}$  is the maximum length which satisfies

$$V_{noise}(l_{eq}) < V_{max}.$$
(13)



Fig. 5. The peak noise decreases with increasing number of ground connections.

### **IV. CONCLUSIONS**

An analytic model of the peak noise for coupled RC interconnects with a shield between the lines is proposed in this paper. The peak noise model exhibits an average error of 4.4% as compared to SPICE. A methodology to insert shields between coupled interconnects is presented.

#### REFERENCES

 A. Vittal, L. H. Chen, S. M. Marek, K.-P. Wang, and X. Yang, "Crosstalk in VLSI Interconnections," *IEEE Transactions on Computer-Aided Desgin of Integrated Circuits and Systems*, Vol. 18, No. 12, pp. 1817– 1824, December 1999.