Repeater Insertion in SFQ Interconnect

Tahereh Jabbari[®], *Student Member, IEEE*, Gleb Krylov[®], *Student Member, IEEE*, Stephen Whiteley[®], Jamil Kawa, and Eby G. Friedman[®], *Fellow, IEEE*

Abstract—Superconductive passive transmission lines (PTL) are widely used for signal routing in large-scale rapid single flux quantum (RSFQ) circuits. Due to the imperfect matching of the transmission lines between the driver and receiver, single flux quantum (SFQ) pulses are partially reflected. The round trip propagation time of these reflections can coincide with the following SFQ pulse, resulting in a decrease in bias margins or incorrect circuit behavior. This resonant effect depends upon the length of the PTL and the clock frequency of the signal. A methodology to reduce and manage this effect is the focus of this article. A closed-form expression describing the dependence of the resonance frequency on the length of the PTL is presented. This expression describes a set of forbidden lengths for PTL interconnect segments in RSFQ circuits. The proposed methodology and algorithm insert active PTL-based repeaters into long superconductive interconnect while ensuring the length of the line segment is outside the forbidden region and increasing bias margins.

Index Terms—Computer aided design, electronic design automation (EDA), single flux quantum (SFQ), superconducting integrated circuits, superconductive digital electronics.

I. INTRODUCTION

C ONVENTIONAL integrated circuit technology is based on complementary metal–oxide–semiconductor (CMOS) devices and standard copper interconnects. The scaling of CMOS technology, however, has significantly slowed in recent years. Advanced nanoscale fabrication facilities have become prohibitively expensive, and the energy consumption of CMOS circuits has greatly increased. An attractive alternative to advanced semiconductor technologies for large-scale ultra-high speed and ultra-low power digital applications is Josephson junction (JJ) based digital superconductive circuits [1]. Superconductive IC technology has produced the highest performance digital circuits [2]. Rapid single flux quantum (RSFQ) is a widely used digital logic family within this promising superconductive technology. In RSFQ, information is represented in the form

Manuscript received November 1, 2019; revised May 28, 2020; accepted June 5, 2020. Date of publication June 9, 2020; date of current version July 10, 2020. This work was supported by the Department of Defense (DoD) Agency-Intelligence Advanced Research Projects Activity (IARPA) through the U.S. Army Research Office under Contract No. W911NF-17-9-0001. The content of the information does not necessarily reflect the position or the policy of the U.S. Government, and no official endorsement should be inferred. This article was recommended by Associate Editor I. V. Vernik. (*Corresponding author: Tahereh Jabbari.*)

Tahereh Jabbari, Gleb Krylov, and Eby G. Friedman are with the Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627 USA (e-mail: tjabbari@ur.rochester.edu; gkrylov@ur.rochester.edu; friedman@ece.rochester.edu).

Stephen Whiteley and Jamil Kawa are with Synopsys, Inc., Mountain View, CA 94043 USA.

Color versions of one or more of the figures in this article are available online at https://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TASC.2020.3000982



Fig. 1. Energy versus interconnect length of 16-nm CMOS (dash line), SFQ JTL (solid line), and SFQ PTL (dash-dotted line) for 10 kA/cm² [6].

of single flux quantum (SFQ) pulses—picosecond wide voltage pulses with a quantized area. Recent research efforts suggest the use of this technology for high performance, energy-efficient supercomputers to achieve Department of Energy exascale computing objectives [3], [4].

Some primary advantages of RSFQ circuits are high speed digital logic with low power dissipation, ideal (no DC resistance) interconnects, quantum accuracy, scalability, and relatively low manufacturing complexity [2]. SFQ circuits utilize two distinct types of interconnect—active Josephson transmission lines (JTL) and passive transmission lines (PTL), composed of a microstrip or a stripline with a matched driver and receiver [5]–[7]. A comparison of the energy dissipated by point-to-point interconnects for CMOS and SFQ is shown in Fig. 1. The energy of a 16-nm CMOS interconnect technology is evaluated with an *RLC* model [8]. The energy of the CMOS interconnect is approximately six orders of magnitude greater than the energy dissipated by a passive superconductive interconnect.

With only a modest number of researchers worldwide, significant progress in the design and manufacture of superconductive electronics has resulted in device densities of over 600000 JJ/cm² [9]–[12]. Due to differences between SFQ and CMOS technologies, many electronic design automation (EDA) tools developed for CMOS cannot be used for SFQ technology; however, general synchronization principles and techniques commonly used in CMOS are applicable to SFQ technology [13], [14]. Pulse-based logic in SFQ, different active and passive components, certain interconnect structures, and subterahertz clock frequencies present unique challenges in many stages of the SFQ circuit design process. Quantitative guidelines are needed to support the development of SFQ-based EDA tools. Due to recent efforts to develop EDA tools for superconductive electronics [15], [16], the complexity of RSFQ circuits is expected to greatly increase.

1051-8223 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. One of the primary concerns of automated routing methodologies in integrated SFQ circuits is the interconnect characteristics. Specialized algorithms and guidelines in SFQ-based automated routing tools are needed to determine the optimal interconnect length for each line and driver/receiver configuration when propagating a signal along a passive interconnect [5], [17]–[21].

Due to the imperfect match between the driver and receiver, resonant effects occur in long PTL lines [22]–[24]. These effects are caused by the coincidence of the input SFQ pulse with the reflection of the previous pulse in a transmission line, and depends upon the characteristics of the PTL and the clock frequency of the input signal. In this article, a methodology is proposed to manage and mitigate these effects.

In this article, different types of SFQ interconnects are discussed in Section II. A physical model of a PTL line is described in Section III. The resonant effects of the PTL line that introduces a forbidden region of length, and a closed-form expression for the resonance behavior are presented in Section IV. In Section V, an algorithm is introduced to avoid resonance effects in long lines driven by a PTL repeater system. Finally, Section VI concludes this article.

II. SFQ SIGNAL ROUTING

Clock and data signals are distributed within an SFQ circuit to the SFQ sinks. To propagate a signal within the interconnect between RSFQ gates, JTLs or PTLs are typically used [17]. The JTLs in RSFQ interconnects consume power and add delay due to the additional JJs. Furthermore, the JTLs are placed within the standard cell layers, resulting in greater congestion. Although not a significant issue in current MSI RSFQ circuits, the greater power, delay, and area of a JTL pose a significant challenge in future very large scale integration (VLSI) RSFQ circuits.

A PTL is another type of SFQ interconnect, consisting of a superconductive microstrip [22], [25], [26] or a stripline, connected to a matched driver and receiver. The SFQ pulses ballistically propagate along a PTL at the speed of light within the medium. Utilizing PTLs rather than JTLs for long lines in VLSI RSFQ circuits reduces the output delay, power consumption, and congestion [18]–[20].

Many models for interconnect routing and delay estimation are utilized in conventional CMOS-based routing tools including inductively resonant networks [27]. Multiple techniques exist to reduce or increase the wire delay to achieve a target delay, such as wire sizing [28] and wire snaking [29]–[32]. Since the delay of a PTL with specific cross-sectional dimensions for a target technology depends mostly on the line length, and the pulse propagation speed of a PTL approaches the speed of light in the medium, CMOS-like routing techniques are inappropriate for superconductive VLSI circuits. If necessary, pulses can be delayed by inserting JTL stages within the signal and clock lines. Impedance matching is required for both CMOS RF, microwave, and RSFQ transmission line interconnects. The unavoidable presence of reflections in SFQ transmission lines, however, is of greater concern than in CMOS due to the nonlinear behavior of JJs and the large impedance mismatch between a transmission line and the load JJ. The purpose of this article is to introduce a



Fig. 2. Lossless superconductive transmission line. (a) Microstrip. (b) Equivalent circuit.

routing methodology to mitigate the effects of these reflections on superconductive microstrip lines.

III. SFQ INTERCONNECT MODEL

A superconductive microstrip is a standard SFQ transmission line due to the simple geometry, adjustable size, and scalability. Based on the phase velocity of the transmission line, a resonance behavior occurs in a microstrip when the roundtrip time of the reflections coincides with the clock period of the signal. This behavior is related to the impedance characteristics of the line. The impedance characteristics and phase velocity of a microstrip are discussed in this section.

The structure of a superconductive microstrip is depicted in Fig. 2(a). The line consists of a superconductive strip on a dielectric substrate placed above a ground plane. Due to the London penetration depth λ of the superconductive material, the propagation of an SFQ signal slows, causing a delay of up to several percent of the speed of light [33]. The interconnect is represented by a lossless distributed *LC* transmission line, which depends upon the interconnect length. *L* and *C* are, respectively, the inductance and capacitance per unit length.

An equivalent circuit of a superconductive transmission line is shown in Fig. 2(b). L_m is the magnetic inductance per unit length due to the magnetic flux within the superconductive line, and L_k is the kinetic inductance per unit length due to the motion of the paired electrons. The total inductance per unit length due to the contribution of the inductances, L_m and L_k , and the capacitance of a superconductive microstrip is [34], [35], respectively, given as follows:

$$L = \frac{\mu_0 h}{Kw} \left[1 + \frac{\lambda_1}{h} \coth\left(\frac{t_1}{\lambda_1}\right) + \frac{\lambda_2}{h} \coth\left(\frac{t_2}{\lambda_2}\right) \right]$$
(1)

$$C = \frac{\epsilon_0 \epsilon_r \omega}{h} \tag{2}$$

where w is the width of the superconductive microstrip, and t_1 , t_2 , and h are, respectively, the thickness of the microstrip, ground plane, and dielectric, λ_1 and λ_2 are, respectively, the penetration depth of the microstrip and ground plane, and K is the fringing field factor [34], [36], and [37]. The total inductance of a transmission line is proportional to the penetration depth; a deeper penetration depth produces a larger inductance.



Fig. 3. Resonance effect in a lossless superconductive transmission line at 20 GHz (for the 10 kA/cm² technology [6]).

The kinetic inductance is an important factor reducing the phase velocity in a microstripline. For a lossless line, the relative phase velocity is

$$v_{\text{phase}} = \frac{1}{\sqrt{LC}} \quad . \tag{3}$$

The phase velocity can change since the internal inductance is inversely proportional to the Cooper pair density [38].

IV. FREQUENCY DEPENDENCE OF PTL INTERCONNECT

An important property of a superconductive PTL is the resonance effects produced when the reflections of the SFQ signal from the receiver or driver coincide with an input SFQ pulse. The effects of the frequency of the SFQ signals on the optimal length of a microstrip transmission line are discussed in this section.

An analysis of the lower bias margin of a PTL including the driver, transmission line, and receiver is presented in Fig. 3. At a specific frequency, a lower bias margin of the PTL receiver is determined for different interconnect lengths. A PTL is evaluated as a lossless transmission line with a characteristic impedance of 8 ohms. In this figure, the dependence of the bias margins of the receiver [5] on the PTL length is depicted. The set of resonance lengths of a PTL system depends on the clock frequency of the applied SFQ signal, which peaks at the lowest margins (see Fig. 3). When the effective line length is a multiple of half of a wavelength, a resonance occurs. The relationship between the resonant frequencies and the length of an interconnect line is

$$f_{\rm resonance} = \frac{nv_{\rm phase}}{2L_l} \tag{4}$$

which is directly related to the phase velocity of the interconnect. L_l is the physical length of the PTL interconnect, and n is an integer multiplier that determines the harmonic of the resonance frequency.

By considering an applied frequency as the resonance frequency for an imperfectly matched transmission line, a closedform expression for the resonance length of a PTL line is determined. The resonance frequency and resonance length for a given impedance depend upon the fabrication characteristics and are an integer multiple of the primary resonance frequency. The resonance effect in a PTL with a single JJ receiver [5] is



Fig. 4. Resonance effect in a lossless superconductive transmission line at 20 and 40 GHz (for the 10 kA/cm² technology [6]).

depicted in Fig. 3. The impedance of a lossless transmission line for the 10 kA/cm² technology is based on the MIT Lincoln Laboratory SFQ5ee fabrication process [6], [7]. The resonance behavior of the interconnect at 20 GHz occurs at 2.9 mm (see Fig. 3).

To determine the harmonics of the resonance frequency, the Fourier transform of an SFQ pulse is required. An SFQ pulse can be approximated by a Gaussian pulse [39]

$$V(t) = V_0 \exp\left(-\frac{t^2}{2s^2}\right) \tag{5}$$

where s is the standard deviation. The Fourier transform of this pulse is

$$V(\omega) = (2\pi)^{\frac{1}{2}} s V_0 \exp\left(-\frac{1}{2}\omega^2 s^2\right).$$
 (6)

Note that the frequency spectrum of an SFQ pulse is also Gaussian. Harmonic frequencies of the SFQ pulse are derived from (6), which correspond to the resonant frequencies and lengths, as described by (4).

The dependence of the lower bias margins of the receiver [5] on the length of the PTL line is shown in Fig. 4 for two different frequencies of the input SFQ signal: 20 and 40 GHz. The first sharp decrease in bias margins at 40 GHz (the dashed line) occurs at 1.35 mm, a second decrease occurs at 2.9 mm. The first resonance length is approximately half of the second resonance length. The second resonance length at 40 GHz occurs at the same length as the first resonance effect at 20 GHz, consistent with (4). These resonance behaviors affect the bias margins and can cause a circuit to not function properly. Changing the impedance of the PTL line slightly shifts the resonance peak, but preserves the general trend.

The dependence of frequency on the first forbidden length of a PTL is shown in Fig. 5. The precise resonance length depends upon the fabrication technology and PTL impedance, and the trend is consistent with experimental results [40]. At low frequencies, the resonance occurs in extremely long lines. In these cases where the lines are supplied with a low-frequency signal, correct operation is preserved as the resonance peak occurs in longer lines. For high-frequency lines due to the shorter



Fig. 5. Dependence of resonance frequency on the length of a PTL.



Fig. 6. SFQ interconnect. (a) No repeater. (b) With repeaters.

resonance length, additional constraints on the PTL interconnect exist.

An unsafe region X for a given resonance length is the region of line length in which the circuit operates incorrectly and resonance behavior occurs. This unsafe region is determined by the width of the resonance peaks (see Fig. 4), width and shape of the reflected pulse, technology characteristics, and overlap of the SFQ data pulse with the reflected pulse. In high-frequency PTLs, multiple reflected pulses gradually accumulate. The shape of the accumulated reflections in a microstrip is uncertain, and depends upon the shape of the reflected SFQ pulse, round trip length of the PTL, and time of the reflections. The width of the unsafe region also depends upon the expected target margin for a PTL. A lookup table is therefore used for the bias margins for each PTL length and frequency for each receiver and driver pair in a cell library. Based on a margin analysis of a lossless transmission line, the forbidden region in this article is approximately +10%of the length due to the additional reflection delay of the JJ in the receiver.

For any frequency of an applied SFQ signal, a set of forbidden PTL lengths is produced, which corresponds to the main resonant length and harmonic multiples of this length. This set of forbidden lengths should be avoided. To prevent this resonance effect from affecting circuit operation, the length of a PTL segment is constrained to be shorter than the resonant length. Similar to conventional CMOS circuits, repeaters are inserted into these long transmission lines to partition the lines into shorter sections [41], [42]. A superconductive transmission line with and without repeaters is shown in Fig. 6. The repeaters



Fig. 7. H-tree with n wires. The possible repeater positions are represented by the dashed rectangles.

are located to ensure that the length of each interconnect segment is outside the forbidden region.

V. ALGORITHM FOR REPEATER INSERTION IN SFQ INTERCONNECT

An algorithm is presented here to insert repeaters within PTL interconnect to prevent resonance effects in long PTL lines. The repeater insertion process is described in Section V-A. An algorithm for inserting repeater in PTL interconnect is discussed in Section V-B.

A. Problem Definition

The problem of inserting repeaters in SFQ interconnect to minimize a target cost function is described in this section. An H-tree interconnect topology is shown in Fig. 7. The tree consists of h interconnect segments with multiple fanout. Each segment is connected between a driver and a receiver. The interconnect has n leaves, each leaf corresponds to one of the sinks of the tree. At each sink $1 \le i \le n$, the propagation delay t_{di} is the path delay from the source to the sink i of the tree. The delay of a PTL consists of the propagation delay of the PTL line and the input-to-output delay of the receiver and driver. Increasing the number of repeaters increases t_{di} . Within a tree, there are m interconnect segments that may require a repeater, where $0 \le m \le h$ and the repeaters are inserted to minimize a target cost function. An example of possible repeater positions for a long line is represented by the dashed rectangles shown in Fig. 7.

The repeater insertion process determines the number of repeaters j and length of partitions $l_{m(j+1)}$ that minimize a cost function C ($l_{11}, l_{12}, l_{1(j+1)}, l_{21}, l_{22}, l_{2(j+1)}, ..., l_{m1}, l_{m2}, l_{m(j+1)}$). $l_{m(j+1)}$ is the length of each interconnect partition within an interconnect segment m. The length of the partition is in the range $l_{\min} < l_{j_m} < l_{\inf_m}$, where l_{\inf_m} is the length of the original interconnect segment without repeaters. The minimum length l_{\min} of a PTL interconnect is the length where a PTL is faster than a JTL [5].

B. Repeater Insertion Algorithm

The objective is to determine the optimal number of repeaters and length of segments in an interconnect by minimizing a target cost function with different weights for the metrics, such as the area, power, and delay. Pseudocode describing the algorithm is shown in Pseudocode 1. The algorithm starts with zero repeaters, $j_h = 0$, in each of the interconnect segments, corresponding to an initial tree without repeaters. To determine the m possible positions of the repeaters, the length of the interconnect segments is compared to the first resonance length and the related forbidden region. If the length of an interconnect segment is longer than the first resonance length, this segment is a possible position for a repeater; otherwise, no repeater is required in this segment. The first resonance length longer than the length of an interconnect segment determines the largest number of harmonics N. From (4) and the lookup table, a set of resonance interconnect lengths l_{r_N} and frequency harmonics of the interconnect f_{r_N} are determined for $N \ge 1$. If $l_{r_N} \le l_{\max_m} \le X l_{r_N}$, repeaters are inserted into this interconnect segment. Otherwise, no repeaters are inserted within this segment. An interconnect segment without repeaters provides the lowest cost, and the number of repeaters remains zero. These interconnects are labeled to indicate that no repeaters should be inserted.

If the number of harmonics N is odd, the interconnect segment is split into two parts with equal lengths. If the number of harmonics N is even, the interconnect section is divided into two parts corresponding to the length outside the forbidden region, and the number of repeaters is $j_m = 1$. In this article, 30% and 70% of the total length of a segment are arbitrarily selected to demonstrate the algorithm. For these harmonics, the halfway length falls within the forbidden region. The algorithm iterates until all m possible repeater positions are evaluated. During each iteration of the algorithm, the length of the interconnect segments and resonance lengths are scanned to determine the number and position of the repeaters that decrease a target cost function. The iterations are repeated until there is no change in the number of repeaters as compared to the previous iteration.

C. Application of Algorithm to Long PTLs

Repeaters can be inserted into an SFQ interconnect composed of PTL lines and splitters, such as a clock network. An example structure of a clock network is depicted in Fig. 7. The topology of the clock distribution network is an H-tree network.

Assuming a lower margin for the receiver, the algorithm is applied to a PTL line with different lengths and frequencies to determine the minimum number of repeaters. Any resonance effects in the PTL interconnect at 20 and 40 GHz (for a 10 kA/cm²T technology) are depicted, respectively, in Figs. 8 and 9 without (dashed line) and with repeaters (solid line).

A lower margin of the receiver for different lengths is listed in Tables I and II. The results of the algorithm are compared with interconnect without repeaters and depict the improvement in bias margins of an interconnect due to the inserted repeaters.

The first resonant length of the interconnect occurs at 1.35 and 2.9 mm at, respectively, 40 and 20 GHz. The resonant behavior of the interconnect results in incorrect operation, where an SFQ pulse cannot pass through the interconnect. Since N

Pseudocode 1: Pseudocode of Algorithm for Inserting Repeaters into an Interconnect Line.

Input: Number of interconnect segment \bar{h} , length of interconnects, frequency, number of repeater j = 0, inductance and capacitance of a superconductive micro stripline,

Output: Definition file

- 1: Calculate phase velocity in microstrips by $v_{\text{phase}} = \frac{1}{\sqrt{LC}}$
- 2: Calculate a set of resonance length of interconnect by $l_{rN} = \frac{nv_{\text{phase}}}{2f}$;
- 3: Determine number of repeater in *m* possible position of interconnect;
- 4: Determine largest number of harmonics N;
- 5: INT = Write (l_m)
- 6: for l_m in $l_{r_N} \leq l_m \leq X l_{r_N}$ do
- 7: if N is odd then
- 8: $l_{m1,2} = \frac{l_m}{2}$
- 9: $INT_{lm} = Write (l_{m1,2})$
- 10: if N is even then
- 11: $l_{m1} = 0.3l_m$, $l_{m2} = 0.7l_m$;
- 12: $INT_{lm} = Write (l_{m1,2});$
- 13: j = j + 1;
- 14: if $Xl_{r_N} \leq l_m \leq Xl_{r_{N+1}}$ then Go step 15
- 15: Determine delay and margin;
- 16: Cost = Write (delay, margin)
- 17: $Definition file \leftarrow j, INT, Cost$



Fig. 8. Effect of resonance on the bias margins of a receiver in a lossless PTL at 20 GHz with (solid line) and without (dashed line) repeaters.

is an odd number, this interconnect is divided into two equal parts, improving the bias margins to approximately 25%. This improvement is obtained for all odd harmonics, as listed in Tables I and II.

A 6-mm PTL line exhibits a resonance behavior at both 20 and 40 GHz. This forbidden region corresponds to the second and fourth harmonic of the resonance frequency at, respectively, 20 and 40 GHz. When one repeater is inserted, splitting the interconnect segment into two equal length PTLs, the length of these lines is within the forbidden region. When the interconnect section is divided into two parts, corresponding to 30% and 70% of a 6-mm line, correct functionality with wide bias margins



Fig. 9. Effect of resonance on the bias margins of a receiver in a lossless PTL at 40 GHz with (solid line) and without (dashed line) repeaters.

TABLE I TRADEOFFS AMONG CONFIGURATIONS FOR DIFFERENT INTERCONNECT SEGMENTS AT 20 GHZ

Length of interconnect (mm)	Delay (ps)	Length of repeaters (mm)	Margin	Comments
1	15	_	-38%, +28%	No repeaters
1.35	18	-	-19%, +29%	No repeaters
2	23	_	-40%, +25%	No repeaters
2.9	-	_	-, +29%	No repeaters
2.9	40	1.45, 1.45	-22%, +26%	Equal repeater lengths
4	36	_	-22%, +24%	No repeaters
5	47	-	-33%, +25%	No repeaters
6	-	_	-0.6%, +30%	No repeaters
6	65	3, 3	-6%, +25%	Equal repeater lengths
6	65	1.8, 4.2	-30%, +25%	Different repeater lengths
7	63	-	-35%, +25%	No repeaters
8	71	-	-34%, +25%	No repeaters
9.2	-	-	-2%, +27%	No repeaters
9.2	90	4.6, 4.6	-40%, +25%	Equal repeater lengths
10	87	-	-25%, +25%	No repeaters
13	111	-	-35%, +25%	No repeaters

and low delay is observed. The advantages of the algorithm (improved functionality with wider margins) are demonstrated on multiple examples of resonant frequency harmonics (see Tables I and II).

VI. CONCLUSION

Interconnects for prospective large-scale RSFQ circuits are a significant issue in the automated routing of high speed integrated SFQ circuits. The interconnect and clock frequency produce resonance effects in superconductive transmission lines. A methodology for inserting PTL-based repeaters into superconductive interconnects is proposed to prevent resonance effects

TABLE II TRADEOFFS AMONG CONFIGURATIONS FOR DIFFERENT INTERCONNECT SEGMENTS AT 40 GHZ

Length of	Delay (ns)	Margin	Comments
(mm)	Deluy (ps)	Margin	Comments
1	15	-32%, +27%	No repeaters
1.35	-	-, +27%	No repeaters
1.35	27	-25%, +25%	Equal repeater lengths
2	23	-33%, +25%	No repeaters
2.9	-	-, +27%	No repeaters
2.9	40	-22%, +25%	Different repeater lengths
4.5	-	-, +27%	No repeaters
4.5	53	-28%, +25%	Equal repeater lengths
5	47	-32%, +25%	No repeaters
6	-	-, +27%	No repeaters
6	65	-27%, +24%	Different repeater lengths
7	73	-33%, +25%	No repeaters
7.6	-	-, +27%	No repeaters
7.6	77	-21%, +25%	Equal repeater lengths
8	71	-32%, +28%	No repeaters
9	79	-32%, +25%	No repeaters
9.2	-	-, +27%	No repeaters
9.2	90	-30%, 25%	Different repeater lengths
10	87	-15%, +25%	No repeaters

in long PTL lines. These resonance effects produce constraints on the length (forbidden regions), which should be avoided. The proposed repeater insertion methodology improves bias margins while slightly increasing the area and delay of the interconnect. The proposed algorithm provides guidelines for EDA tools and enables routing of robust, long superconductive interconnects.

REFERENCES

- [1] K. Gaj, E. G. Friedman, and M. J. Feldman, "Timing of multi-gigahertz rapid single flux quantum digital circuits," *J. VLSI Signal Process. Syst.*, vol. 16, no. 2/3, pp. 247–276, Jun./Jul. 1997.
- [2] D. K. Brock, "RSFQ technology: Circuits and systems," Int. J. High Speed Electron. Syst., vol. 11, no. 1, pp. 307–362, Mar. 2001.
- [3] K. Bergman *et al.*, "Exascale computing study: Technology challenges in achieving exascale systems," Defense Adv. Res. Projects Agency Inf. Process. Techn. Office, Arlington, VA, USA, Tech. Rep. 15, Sep. 2008.
- [4] M. A. Manheimer, "Cryogenic computing complexity program: Phase 1 introduction," *IEEE Trans. Appl. Supercond.*, vol. 25, no. 3, Jun. 2015, Art. no. 1301704.
- [5] T. Jabbari, G. Krylov, S. Whiteley, E. Mlinar, J. Kawa, and E. G. Friedman, "Interconnect routing for large scale RSFQ circuits," *IEEE Trans. Appl. Supercond.*, vol. 29, no. 5, Aug. 2019, Art. no. 1102805.

- [6] S. K. Tolpygo et al., "Advanced fabrication processes for superconducting very large-scale integrated circuits," IEEE Trans. Appl. Supercond., vol. 26, no. 3, Apr. 2016, Art. no. 1100110.
- [7] A. Shukla, D. Kirichenko, A. Sahu, B. Chonigman, and A. Inamdar, "Investigation of passive transmission lines for the MIT-LL SFQ5EE process," IEEE Trans. Appl. Supercond., vol. 29, no. 5, Aug. 2019, Art. no. 3500707.
- "Predictive technology model (PTM)." Accessed: Feb. 2019. [Online]. [8] Available: http://ptm.asu.edu/
- [9] V. K. Semenov, Y. A. Polyakov, and S. K. Tolpygo, "New AC-powered SFQ digital circuits," IEEE Trans. Appl. Supercond., vol. 25, no. 3, Jun. 2015, Art. no. 1301507.
- Y. Yamanashi et al., "Design and implementation of a pipelined bit-serial [10] SFQ microprocessor, CORE1*β*," IEEE Trans. Appl. Supercond., vol. 17, no. 2, pp. 474-477, Jun. 2007.
- [11] A. Fujimaki, M. Tanaka, T. Yamada, Y. Yamanashi, H. Park, and N. Yoshikawa, "Bit-serial single flux quantum microprocessor CORE," IE-ICE Trans. Electron., vol. 91, no. 3, pp. 342-349, Mar. 2008.
- [12] Y. Hashimoto et al., "Superconductive single-flux-quantum circuit/system technology and 40 Gb/s switch system demonstration," in Proc. IEEE Int. Solid-State Circuits Conf., Aug. 2008, pp. 532-533.
- [13] N. K. Katam, J. Kawa, and M. Pedram, "Challenges and the status of superconducting single flux quantum technology," in Proc. IEEE Des., Autom. Test Eur. Conf. Exhib., Jun. 2019, pp. 1-7.
- [14] N. K. Katam and M. Pedram, "Logic optimization, complex cell design, and retiming of single flux quantum circuits," IEEE Trans. Appl. Supercond., vol. 28, no. 7, Oct. 2018, Art. no. 1301409.
- [15] K. Gaj, Q. P. Herr, V. Adler, A. Krasniewski, E. G. Friedman, and M. J. Feldman, "Tools for the computer-aided design of multigigahertz superconducting digital circuits," IEEE Trans. Appl. Supercond., vol. 9, no. 1, pp. 18-38, Mar. 1999.
- [16] C. J. Fourie, "Digital superconducting electronics design tools—Status and roadmap," *IEEE Trans. Appl. Supercond.*, vol. 28, no. 5, Aug. 2018, Art. no. 1300412.
- [17] Y. Hashimoto, S. Yorozu, Y. Kameda, and V. K. Semenov, "A design approach to passive interconnects for single flux quantum logic circuits," IEEE Trans. Appl. Supercond., vol. 13, no. 2, pp. 535-538, Jun. 2003.
- [18] M. Tanaka et al., "Demonstration of a single-flux-quantum microprocessor using passive transmission lines," IEEE Trans. Appl. Supercond., vol. 15, no. 2, pp. 400-404, Jun. 2005.
- [19] S. Razmkhah and A. Bozbey, "Design of the passive transmission lines for different stripline widths and impedances," IEEE Trans. Appl. Supercond., vol. 26, no. 8, Dec. 2016, Art. no. 1301506.
- [20] Y. Hashimoto, S. Yorozu, Y. Kameda, A. Fujimaki, H. Terai, and N. Yoshikawa, "Design and investigation of gate-to-gate passive interconnections for SFQ logic circuits," IEEE Trans. Appl. Supercond., vol. 15, no. 3, pp. 3814-3820, Sep. 2005.
- [21] T. Jabbari, G. Krylov, S. Whiteley, J. Kawa, and E. G. Friedman, "Global signaling for large scale RSFQ circuits," in Proc. Govt. Microcircuit Appl. Crit. Technol. Conf., Mar. 2019, pp. 1-6.
- [22] L. Schindler, P. le Roux, and C. J. Fourie, "Impedance matching of passive transmission line receivers to improve reflections between RSFQ logic cells," IEEE Trans. Appl. Supercond., vol. 30, no. 2, Mar. 2020, Art. no. 1300607.
- [23] Y. Hashimoto, S. Yorozu, Y. Kameda, A. Fujimaki, H. Terai, and N. Yoshikawa, "Development of passive interconnection technology for SFQ circuits," IEICE Trans. Electron., vol. E88-C, no. 2, pp. 198-207, Feb. 2005.
- [24] T. Ortlepp and F. H. Uhlmann, "Impedance matching of microstrip inductors in digital superconductive electronics," IEEE Trans. Appl. Supercond., vol. 19, no. 3, pp. 644-648, Jun. 2009.
- [25] N. Joukov, Y. Hashimoto, and V. K. Semenov, "Matching Josephson junctions with microstrip lines for SFQ pulses and weak signals," IEICE Trans. Electron., vol. E85-C, no. 3, pp. 636-640, Mar. 2002.
- [26] S. Narayana, V. K. Semenov, Y. A. Polyakov, V. Dotsenko, and S. K. Tolpygo, "Design and testing of high-speed interconnects for superconducting multi-chip modules," Supercond. Sci. Technol., vol. 25, no. 10, Aug. 2012, Art. no. 105012.
- [27] J. Rosenfeld and E. G. Friedman, "Design methodology for global resonant H-tree clock distribution networks," IEEE Trans. Very Large Scale Integr. Syst., vol. 15, no. 2, pp. 135-148, Feb. 2007.
- [28] M. A. El-Moursy and E. G. Friedman, "Optimum wire sizing of RLC interconnect with repeaters," Integr., VLSI J., vol. 38, no. 2, pp. 205-225, Dec. 2004.

- [29] E. G. Friedman, "Clock distribution design in VLSI circuits," in Proc. IEEE Int. Symp. Circuits Syst., May 1993, pp. 1475-1478.
- [30] D. Lee, M. Kim, and I. L. Markov, "Low-power clock trees for CPUs," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Nov. 2010, pp. 444-451.
- [31] E. G. Friedman, "Clock distribution networks in synchronous digital integrated circuits," *Proc. IEEE*, vol. 89, no. 5, pp. 665–692, May 2001.
- [32] J. L. Neves and E. G. Friedman, "Topological design of clock distribution networks based on non-zero clock skew specifications," in Proc. IEEE Midwest Symp. Circuits Syst., Aug. 1993, pp. 468-471.
- [33] D. S. Holmes, A. L. Ripple, and M. A. Manheimer, "Energy-efficient superconducting computing-power budgets and requirements," IEEE Trans. Appl. Supercond., vol. 23, no. 3, Jun. 2013, Art. no. 1701610.[34] T. V. Duzer and C. W. Turner, *Principles of Superconductive Devices and*
- Circuits, 2nd ed. Upper Saddle River, NJ, USA: Prentice-Hall, 1981.
- [35] N. Takeuchi, Y. Yamanashi, Y. Saito, and N. Yoshikawa, "3D simulation of superconducting microwave devices with an electromagnetic-field simulator," Phys. C, Supercond., vol. 469, no. 15-20, pp. 1662-1665, Oct. 2009.
- [36] W. H. Chang, "The inductance of a superconducting strip transmission line," J. Appl. Phys., vol. 50, pp. 8129-8134, Dec. 1979.
- [37] H. R. Mohebbi and A. H. Majedi, "CAD model for circuit parameters of superconducting-based hybrid planar transmission lines," Supercond. Sci. Technol., vol. 22, no. 12, Nov. 2009, Art. no. 125028.
- [38] S. M. Anlage, H. J. Snortland, and M. R. Beasley, "A current controlled variable delay superconducting transmission line," IEEE Trans. Magn., vol. 25, no. 2, pp. 1388–1391, Mar. 1989. R. L. Kautz, "Picosecond pulses on superconducting striplines," *J. Appl.*
- [39] Phys., vol. 49, no. 1, pp. 308-314, Jan. 1978.
- [40] N. A. Joukov, D. Kirichenko, A. Kidiyarova-Shevchenko, and M. Y. Kupriyanov, "Matching of rapid single flux quantum digital circuits and superconductive microstrip lines," J. Phys. Conf. Ser., no. 167, pp. 745-748, Jan. 2000.
- [41] V. Adler and E. G. Friedman, "Uniform repeater insertion in RC trees," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 10, pp. 1515-1523, Oct. 2000.
- [42] Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Repeater insertion in tree structured inductive interconnect," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 5, pp. 471-481, May 2001.

Tahereh Jabbari (Student Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 2012 and 2015, respectively, the M.Sc. degree in electrical engineering from the University of Rochester, Rochester, NY, USA, in 2019, where she is currently working towards the Ph.D. degree in electrical engineering.

From 2015 to 2017, she was a Researcher in Superconducting Digital Electronics with the Superconductor Electronics Research Laboratory, Department of Electrical Engineering, Sharif University of Technology. In 2017, she joined the graduate program with the Department of Electrical and Computer Engineering, University of Rochester. Her research interests include superconducting digital electronics, electronic design automation, global signaling and synchronous clocking of SFQ very large scale integration circuit, security analysis of superconductive electronics, clock distribution networks, and CAD tools for SFQ, and asynchronous circuits.

Gleb Krylov (Student Member, IEEE) received the Specialist degree in computer engineering from National Research Nuclear University MEPhI, Moscow, Russia, in 2014, and the M.S. degree in electrical engineering from the University of Rochester, Rochester, NY, USA, in 2017, where he is currently working towards the Ph.D. degree in electrical engineering.

In 2017, he interned with Hypres, Inc., Elmsford, NY, USA, and in 2018, he interned with Synopsys, Inc., Mountain View, CA, USA. His research interests include superconductive digital electronics and electronic design automation.

Stephen Whiteley received the BSEE and Ph.D. degrees in electrical engineering and computer sciences from the University of California, Berkeley, CA, USA, in 1977 and 1982, respectively.

In 1982, he joined Tektronix, Inc., Beaverton, OR, USA, where he worked on high-speed silicon bipolar integrated circuits, and developed an interest in computer simulation and modeling. In 1984, he joined Hypres, Inc., Elmsford, NY, USA, a startup company then planning to develop high-performance instrumentation products based on superconducting technology. In 1991, he returned to California to join Conductus, Inc., Sunnyvale, CA, USA, developing applications for high-temperature superconductors. Also in 1991, he became an Adjunct Associate Professor with the Electrical Engineering and Computer Sciences Department, University of California at Berkeley, where on a part-time basis he participated in research and development in superconducting electronics in the laboratory of Professor T. Van Duzer. In 1995, he founded Whiteley Research, Inc., a corporation specializing in software for integrated circuit design. From 2008 to 2012, he collaborated with Prof. T. Van Duzer and his group with the University of California at Berkeley, working to develop a hybrid semiconductor/superconductor memory. In 2017, he retired from Whiteley Research, Inc., and released the company's software as open source. In 2018, he began consulting for Synopsys, Inc., Mountain View, CA, USA, in support of the IARPA SuperTools program. In 2019, he became a full-time employee of Synopsys Inc., where he contributes to that company's effort to develop industrial-grade design tools for superconductive electronics under SuperTools. He holds six patents and has authored/coauthored extensively in the field of superconductive electronics and others.

Dr. Whiteley has served as an Electronics Subcommittee Chairman for the 1996 Applied Superconductivity Conference, and Program Chairman for the 1999 International Superconductive Electronics Conference.

Jamil Kawa received the B.Sc. and M.Sc. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 1977 and 1978, respectively, and the M.M.A. degree from Santa Clara University, Santa Clara, CA, USA, in 1988.

He is a Synopsys Fellow with the Solutions Group, Synopsys, Inc., Mountain View, CA, USA, working on advanced nodes technology development and IP architectures. He is the Co-PI of the IARPA sponsored Synopsys SuperTools for Enablement of Superconducting Electronics. Prior to this, he was the Group Director of R&D of the Implementation Group, Synopsys, Inc., overseeing projects in 3-D IC and SIP design. Since 1998, he has been with Synopsys, Inc., where he originally managed the Memory Compiler and IO design groups before joining the Advanced Technology Group, where he worked on DFM/DFY, 3-T SRAM technology, corrugated substrate technology (for FinFET manufacturing), low power design, and structured ASICs research. He holds more than 30 patents in the areas of circuits, nanowire devices, device reliability, 3D-IC, and design architecture. He has authored/coauthored more than 20 papers and articles, and coauthored the book *Design for Manufacturability and Yield for Nano-Scale CMOS* (Springer, 2007).

Eby G. Friedman (Fellow, IEEE) received the B.S. degree from Lafayette College, Easton, PA, USA, in 1979, and the M.S. and Ph.D. degrees from the University of California Irvine, Irvine, CA, USA, in 1981 and 1989, respectively, all in electrical engineering.

From 1979 to 1991, he was with Hughes Aircraft Company, rising to Manager of the Signal Processing Design and Test Department, where he was responsible for the design and test of high-performance digital and analog ICs. Since 1991, he has been with the Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA, where he is a Distinguished Professor, and the Director of the High-Performance VLSI/IC Design and Analysis Laboratory. He is also a Visiting Professor with the Technion–Israel Institute of Technology, Haifa, Israel. He is the author of more than 500 papers and book chapters, inventor of 20 patents, and the author or editor of 18 books in the fields of high-speed and low-power CMOS design techniques, 3-D design methodologies, high-speed interconnect, and the theory and application of synchronous clock and power distribution networks. His research and teaching interests include high-performance synchronous digital and mixed-signal microelectronic design and analysis with application to high-speed portable processors, low-power wireless communications, and server farms.

Dr. Friedman is the Editor-in-Chief for the Microelectronics Journal, a member of the editorial board of the Journal of Low Power Electronics and Journal of Low Power Electronics and Applications, and a member of the technical program committee of numerous conferences. He was previously the Editor-in-Chief and Chair of the steering committee of the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS; the Regional Editor for the Journal of Circuits, Systems, and Computers; a member of the editorial board of the PROCEEDINGS OF THE IEEE, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, Analog Integrated Circuits and Signal Processing, IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, and Journal of Signal Processing Systems; a member of the Circuits and Systems Society Board of Governors; Program and Technical Chair of several IEEE conferences; and was the recipient of the IEEE Circuits and Systems Mac Van Valkenburg Award, IEEE Circuits and Systems Charles A. Desoer Technical Achievement Award, a University of Rochester Graduate Teaching Award, and a College of Engineering Teaching Excellence Award. He is a Senior Fulbright Fellow and an Honorary Chair Professor of National Sun Yat-sen University.