

Latching Characteristics of a CMOS Bistable Register

Eby G. Friedman, *Senior Member, IEEE*

Abstract—Closed-form solutions describing the output response of a CMOS bistable register are presented. From these results, the fundamental latching behavior of a CMOS register is developed in terms of its physical and circuit characteristics. Necessary and sufficient conditions for latching data are described in terms of small signal circuit parameters. From these necessary and sufficient conditions, the limiting requirement for latching, which provides the minimum set-up time and conditions for defining the onset of metastability, is presented and verified.

I. INTRODUCTION

IN this paper the fundamental limitations of latching data in a pipelined synchronous digital system are presented. Specifically, the minimum latch time (or set-up time) of a CMOS bistable register is quantitatively described. The time for the final register of a data path to latch is one of the primary delay components within a synchronous data path. To the author's knowledge, the work described in this paper represents the first effort to quantify this delay value in terms of physically meaningful parameters. Up to now, the minimum set-up time of a register has been extracted directly from circuit simulation, where a designer iteratively determines at what relative time point of the input data signal (with respect to the clock signal), the register fails to successfully latch the input signal. With the results described in this paper, the basic regenerative latching phenomena of a CMOS bistable register is both qualitatively and quantitatively described and the fundamentally limiting condition for ensuring that a data signal is latched within a CMOS bistable register is presented. The results described herein provide the theoretical framework for understanding an important fundamental limitation to the processing of signal waveforms in high-speed synchronous pipelined digital systems.

Early work in the area of sensing and latching input waveforms has focused on the design of sense amplifiers in memory circuits. Lynch and Boll [1] derive an optimal waveform shape for latching data into a two transistor (with pull-ups) sense amplifier cell. Recently, Yuan and Liou [2] expanded their work by considering effects such as capacitive coupling on the waveform shape required for latching data in a DRAM sense amplifier. In this paper, the optimal latching requirements of a different, though related and very common circuit structure, a CMOS bistable register, is described. The latching characteristics of a data signal in a bistable register

Manuscript received October 15, 1991; revised June 22, 1993. This paper was recommended by Associate Editor G. De Micheli.

The author is with the Department of Electrical Engineering, University of Rochester, Rochester, NY 14627.

IEEE Log Number 9211954.

have also been investigated in the context of metastability analysis [3]–[8]. In this phenomena, the voltage levels and the temporal coincidence of the input signals determine the likelihood and duration of a register entering a metastable state. The resolution time of a metastable register is further affected by the shape of the input waveforms. The slower the input waveforms, the longer the time required for the register to resolve its state and leave the metastable state [9]. In [10], the latching behavior of a CMOS register based on waveform considerations is described. This paper is similar to the related research on metastability in that the set of conditions which define the onset of metastability are determined; in addition, necessary and sufficient conditions for latching data into a bistable register are also determined, defining the minimum temporal requirement for latching (i.e., the set-up time of the register).

A register can respond to an input signal in one of three different ways: 1) the data signal is successfully latched into the register; 2) the data signal is not successfully latched into the register and the register returns to its initial state; and 3) the register enters a state of metastability in which neither binary state is reached within a time period consistent with the normal operation of the register. The register will remain in this tenuous state of equilibrium until some circuit parameter varies sufficiently to drive the state of the register into one of the two binary states [11]. Thus, this state of metastability is categorized as a type of reliability problem. The register could easily remain in this state for milliseconds, thereby forcing the overall system to function incorrectly.

The basic circuit configuration of the bistable NAND gate latch is described in Section II of this paper. An overview of the circuit operation of the CMOS bistable latch driven by clock and data ramp signals is discussed in Section III. The circuit behavior of the latch can be broken up into four separate regions of operation. Each of these regions is analyzed in detail, and small signal closed-form solutions of the output response for each region are summarized in Section IV. The closed-loop regenerative latch behavior occurs in the third region of operation. This permits the development of necessary and sufficient conditions for latching data into a register. From these conditions, the fundamental limiting requirement for latching data into a CMOS bistable register is presented and verified through simulation. This relation also provides a limiting definition of metastability. These concepts are described in Section V of this paper. Some concluding remarks are made in Section VI. Finally, the complete closed form solution of region 3 is provided in the appendix.




Fig. 1. Bistable NAND gate register.

II. BISTABLE NAND GATE CONFIGURATION

A primary form of a register element is the bistable latch configuration which can be constructed from either two NAND gates or two NOR gates. Either circuit performs the basic latching operation upon which other more complicated types of latches and registers can be constructed. The cross-coupled NAND gate implementation of the bistable latch, shown in Fig. 1, is the fundamental element of a flip-flop circuit. The NAND gate configuration of the latch has been chosen instead of the NOR gate version, since its performance is greater in CMOS technology (due to the higher mobilities of the serial N-channel devices than the serial P-channel devices) and is therefore more commonly used. However, all physical theory and algorithmic solutions described in this paper are equally applicable to a cross-coupled NOR gate implementation of a CMOS bistable register. Classical large signal Shichman-Hodges MOSFET I-V equations [12] are used to derive the small signal circuits and conductance parameter values described in Section IV. In order to make the solution of the problem tractable, the assumption is made that the output load capacitances of both NAND gates dominate any internal device dependent parasitic capacitances, and therefore these device capacitances are lumped into the output load capacitance of both NAND gates.

A CMOS implementation of the bistable NAND gate structure has been chosen to evaluate how data is fundamentally performance limited by the ability to latch data into a register. The CMOS bistable register circuit is shown in Fig. 2. The clock signal drives the input of one NAND gate (labeled with subscript "A" in Fig. 2); the data signal is the input to the second NAND gate (labeled with subscript "B" in Fig. 2). The other input of each NAND gate is furnished by the output signal of its complementary NAND gate. Given an initial voltage at V_1 and its complement at V_2 , the input data and clock signal are chosen so as to maintain or flip the output logic state. Once the new state of the register is reached and necessary and sufficient conditions for latching are satisfied, the input data is considered to have been latched into the register.

III. LATCHING DATA INTO A CMOS REGISTER

In order to latch data into a register, the clock and data signals must appear at the input of the register at the correct relative time and at the correct voltage magnitudes. These time and voltage requirements are described in analytical form in Sections IV and V of this paper. In this analysis, the input clock and data waveforms are assumed to behave as ramp




Fig. 2. CMOS implementation of bistable register.

signals, not as step inputs, so as to better represent the effects of the waveform shape on the output response.

The initial conditions of $V_1(0) = G_{ND}$ and $V_2(0) = V_{DD}$ have been chosen to exemplify the latching phenomenon, where G_{ND} and V_{DD} are the lower and upper power supply voltages, typically 0 V and 5 V, respectively. Assuming the clock signal V_{CLK} is at V_{DD} and the data signal V_{DATA} is at G_{ND} , the circuit exists in a restoring equilibrium state. In order to change the polarity of the output voltages at V_1 and V_2 , both the clock and the data input signals must switch. The clock signal must decrease from V_{DD} , and the data signal must increase from G_{ND} .

As shown in Fig. 2, as V_{CLK} decreases from V_{DD} to $V_{DD} + V_{TP}$, where V_{DD} is the power supply voltage and V_{TP} is the threshold voltage of the P-channel transistor, no current will flow in the upper NAND gate, since both of the P-channel transistors are cutoff. Once V_{CLK} equals $V_{DD} + V_{TP}$, P_{2A} turns on and enters the saturation region. This permits current to flow within the upper NAND gate. Once I_{PA} becomes greater than I_{NA} , V_1 will increase. When V_1 equals V_{TN} , the threshold voltage of the N-channel transistor, the lower N-channel transistor of the lower NAND gate (N_{2B}) turns on. If V_{DATA} is greater than V_{TN} of the top transistor plus V_{DS} of the lower transistor, the lower NAND gate will also conduct current. Assuming these conditions exist and V_{CLK} continues to decrease (thereby increasing V_1), the bistable NAND gate register will enter the regenerative latch mode. Thus, as V_1 increases above V_{TN} and assuming V_{DATA} remains above V_{TN} , the N-channel tree of the lower transistor will sink current to ground. Once I_{NB} , shown in Fig. 2, becomes greater than I_{PB} , V_2 will decrease from its equilibrium potential of V_{DD} volts. As V_2 decreases below $V_{DD} + V_{TP}$, P_{1A} turns on, and this further accelerates the rising voltage at V_1 , which in turn further decreases V_2 . This closed loop regenerative action permits the bistable register to respond quickly to its changing input signals and to latch the input data, and, in effect, to




Fig. 3. Circuit diagram of upper NAND gate in region 1.




Fig. 4. Region 1 timing diagram.

change the state of the register. Finally, as V_1 approaches V_{DD} , V_{DS} across both of the P-channel transistors in the upper NAND gate becomes very small, and the amount of output voltage change due to a change in input voltage decreases until the regenerative loop becomes decoupled. The final region of operation is a nonregenerative open loop in which the P-channel transistors charge the output capacitor C_1 up to V_{DD} . Each of these four regions of operation are quantitatively described in the following section.

IV. REGIONS OF OPERATION OF BISTABLE REGISTER

The response of the bistable register to its changing input signals can be broken down into four separate regions. Each region describes the bistable register operating under different circuit conditions, and therefore each region has a different output response.

Region 1

As V_{CLK} decreases from V_{DD} to $V_{DD} + V_{TP}$, no current can flow through the upper NAND gate (see Fig. 3) since both P-channel transistors are in cutoff, P_{2A} due to $V_{CLK} \geq V_{DD} + V_{TP}$ and P_{1A} due to $V_2 \geq V_{DD} + V_{TP}$, and V_1 is at the same potential as the sources of the two N-channel transistors. Thus, region 1 represents the time required for V_{CLK} to reach $V_{DD} + V_{TP}$ and turn on P_{2A} , thereby permitting current to flow. Throughout this region V_1 remains at 0 V, as shown in Fig. 4, and the time delay t_1 of this region is given by (1):

$$t_1 = \left| \frac{V_{TP}}{k_c} \right| \quad (1)$$

where k_c is the decreasing rate of change of the clock signal in volts per second and V_{TP} is negative for an enhancement mode P-channel transistor.

Region 2

Once V_{CLK} decreases below $V_{DD} + V_{TP}$, current will flow between V_{DD} and ground. As V_{CLK} decreases further, the




Fig. 5. Region 2 circuit configuration.




Fig. 6. Small signal model of region 2.




Fig. 7. Region 2 timing diagram.

current supplied by P_{2A} will become greater than the current sunk by the N-channel tree. Once this occurs, $V_1(t)$ will begin to rise. In this region, the bistable NAND gate register can be represented by a single NAND gate with one changing input (since $V_2 = V_{DD}$), as shown in Fig. 5, where V_{x1} is V_{DS} across the lower N-channel transistor, N_{1A} . The circuit of Fig. 5 can be represented by the small signal model shown in Fig. 6, where v_c represents the incremental change in V_{CLK} and v_1 represents the incremental change in V_1 .

From this model, $V_1(t)$ can be determined for a ramp input clock signal decreasing at a rate of k_c volts per second. $V_1(t)$ for region 2 is

$$V_1(t) = k_c \frac{AC_1}{B^2} \left(e^{-Bt/c_1} + \frac{Bt}{C_1} - 1 \right). \quad (2)$$

Note that in region 2, $V_1(t)$ increases from G_{ND} and terminates at V_{TN} volts, as shown in Fig. 7. Assuming V_{DATA} is greater than V_{TN} , the circuit will enter region 3, the regenerative region of operation. A and B in (2) represent the transconductance and output conductance of the single NAND gate (A) in region 2, respectively, and are given by (3) and (4), respectively:

$$A = g'_m + g_{mp} - \frac{g'_m g_{mn}}{g_{n1} + g_{n2} + g_{mn}} \quad (3)$$

$$B = g_{ds} - \frac{g'_m g_{n1}}{g_{n1} + g_{n2} + g_{mn}} \quad (4)$$

where

$$g'_m = \frac{g_{mn} g_{n2}}{g_{n1} + g_{n2}} \quad (5)$$

$$g_{ds} = \frac{g_{n1} g_{n2}}{g_{n1} + g_{n2}}. \quad (6)$$




Fig. 8. Region 3 timing diagram.

g_{mn} and g_{mp} are the transconductance of the N-channel tree and the P-channel tree of NAND gate A, respectively, when driven by the input clock signal. g_{n1} and g_{n2} are the output conductances of the two serial N-channel transistors of NAND gate A. For added ease and simplicity, in (3)–(6) the subscript a is not included since in region 2 only NAND gate A is considered.

Region 3

Once V_1 reaches V_{TN} volts, N_{2B} is turned on (see Fig. 2). If V_{DATA} is also greater than V_{TN} of the top N-channel transistor plus V_{DS} of the lower N-channel transistor (V_{x2}), N_{1B} will also be turned on; with both on, current can flow between V_{DD} and ground. At some point in time, depending upon the transistor characteristics and the magnitude of V_{DATA} and V_1 , the N-channel tree will sink more current than the P-channel tree will source. At this point, $V_2(t)$ will decrease from V_{DD} volts. Once V_2 decreases below $V_{DD} + V_{TP}$, P_{1A} will turn on and source additional current, furthering the rate of increase of V_1 , as shown in Fig. 8. This, in turn, will enhance the current sinking capability of the N-channel tree of the lower NAND gate, further decreasing V_2 . Herein lies the closed loop regenerative mode of operation inherent to the bistable NAND gate circuit configuration and fundamental to the latching behavior of a register. Note that the circuit in this region operates as a two time constant system.

At a certain operating point, the data is fully latched into the register and the clock input signal can be returned to V_{DD} and the state of the register will still enter its correct state ($V_1 = V_{DD}$ and $V_2 = 0$). This irreversible latching point represents the limiting ability to latch data into a register and is further explored in Section V of this paper.

This concept of an irreversible latching point is similar to that described by Kim *et al.* in [7], where they show that the resolving time of the metastable register is inversely proportional to the gain-bandwidth of the positive feedback system. Thus, the point at which the register irreversibly latches is dependent upon the gain of the positive feedback system during region 3.

The circuit configuration of region 3 is shown in Fig. 9. This regenerative circuit can be represented by the small signal models depicted in Figs. 10 and 11, where Fig. 10 represents the small signal model for the upper NAND gate A and Fig. 11 represents the small signal model for the lower NAND gate B. Note that Figs. 10 and 11 are coupled together through v_1 and v_2 .

In the regenerative mode of region 3 with a decreasing ramp shaped clock input signal, $V_1(t)$ is composed of three terms [as shown in (7)]: one due to the initial condition of region




Fig. 9. Circuit diagram of region 3.




Fig. 10. Small signal model of NAND gate A in region 3.




Fig. 11. Small signal model of NAND gate B in region 3.

3, where $V_{23}(0) = V_{TN}$; the second due to the input clock signal; and the third due to the input data signal.

$$V_1(t) = V_{1A} + V_{1C} + V_{1D} \quad (7)$$

The complete solution to (7) is provided in the appendix.

Each of the transconductance and output conductance terms shown in Figs. 10 and 11 require definition. A_1 and B_1 represent the transconductance of the two feedback output voltages, V_2 and V_1 , respectively. A_2 and B_2 are the transconductances of the input clock and data signals, respectively. A_1 , B_1 , A_2 , and B_2 are shown in (8)–(11) in terms of their small signal parameters:

$$A_1 = \frac{g_{mn1a}g_{mn2a}}{g_{n2a} + g_{mn1a}} - g_{mp1a} \quad (8)$$

$$B_1 = \frac{g_{mn1b}g_{mn2b}}{g_{n2b} + g_{mn1b}} - g_{mp1b} \quad (9)$$

$$A_2 = \frac{g_{mn1a}g_{mn2a}}{g_{mn1a} + g_{n2a}} - g_{mp2a} \quad (10)$$

$$B_2 = \frac{g_{mn1b}g_{mn2b}}{g_{mn1b} + g_{n2b}} - g_{mp2b} \quad (11)$$

where g_{n2a} (g_{n2b}) is the output conductance of the lower N-channel transistor of NAND gate A (NAND gate B), g_{mn1a} and g_{mn2a} (g_{mn1b} and g_{mn2b}) are the transconductances of the top and bottom N-channel transistors of NAND gate A (NAND gate B), and g_{mp1a} and g_{mp2a} (g_{mp1b} and g_{mp2b}) are the transconductances of the two P-channel transistors of NAND gate A (NAND gate B), as shown in Figure 9.

The output conductances of NAND gate A and NAND gate B in region 3 are given in (12) and (13):

$$g_{a3} = 0 \quad (12)$$

$$g_{b3} = g_{p1b} + g_{p2b} \quad (13)$$

where g_{p1b} and g_{p2b} are the output conductances of the two parallel P-channel transistors of NAND gate B. Since in region 3 all of the ON transistors in the upper NAND gate (A) are




Fig. 12. Region 4 timing diagram.




Fig. 13. Transient response of bistable register

saturated and the channel length modulation λ is assumed to be zero, g_{a3} is equal to zero.

Region 4

As V_1 increases toward V_{DD} and as V_2 decreases toward ground, V_{DS} across P_{1A} , P_{2A} , N_{1B} , and N_{2B} becomes very small, and both A_1 and A_2 approach zero. This breaks the regenerative loop of region 3, the two NAND gates become decoupled from each other, and the bistable register becomes once again an open loop single time constant system in which the P-channel transistors of NAND gate A charge the capacitor C_1 up to V_{DD} (see Fig. 12). Equations (14) and (15) define $V_1(t)$ within region 4, where $V_{34}(0)$ is the initial condition of region 4.

$$V_1(t) = V_{\text{DD}} - [V_{\text{DD}} - V_{34}(0)]e^{-g_{a4}t/C_1} \quad (14)$$

and the output conductance of NAND gate A in region 4 is

$$g_{a4} = g_{p1a} + g_{p2a} \quad (15)$$

and g_{p1a} and g_{p2a} are the output conductances of the two parallel P-channel transistors of NAND gate A.

Register Output Waveform

Fig. 13 shows the output voltage waveform at node V_1 of the bistable register for an input clock signal decreasing at 1 V/ns and a data signal increasing at 1 V/ns skewed from the clock signal, T_{D-C} , by 1 ns. This analytically derived output waveform is compared to a waveform generated from the SPICE circuit simulator program [13] using Level 2 I-V MOSFET equations with the same circuit, geometric, and process characteristics. In particular, note the high gain in region 3. Close agreement between the analytical solution and SPICE within each region is apparent. A BASIC program which generates the output waveform for any clock signal fall time, data signal rise time, data-to-clock timing skew, as well as K'_p , K'_n , and geometric W/L ratio was developed to calculate the bistable register output response.

V. CONDITIONS FOR LATCHING

As noted earlier, necessary and sufficient conditions are required to irreversibly latch data into a bistable register. This latch condition, which occurs in region 3, permits the development of fundamental limiting relationships which define whether the bistable register will latch, not latch, or become metastable. Once a register has correctly latched, the clock signal can be returned to V_{DD} and still the register will maintain its correct state. The time required to satisfy these limiting conditions is the minimum necessary time for a CMOS bistable register to latch, assuming a given set of input signal, geometric, and process conditions.

Necessary and Sufficient Conditions for Latching

Inequalities (16) through (19) provide the four necessary and sufficient conditions for latching data into a bistable register:

$$V_{DD} + V_{TP} > V_{CLK} \quad (16)$$

$$V_{TN} + V_{x2} < V_{\text{DATA}} \quad (17)$$

$$A_1 V_2 + A_2 V_{\text{CLK}} > 0 \quad (18)$$

$$B_1 V_1 + B_2 V_{\text{DATA}} > 0. \quad (19)$$

V_{X2} is the voltage across N_{2B} in the lower NAND gate (B). The terms A_1 , A_2 , B_1 , and B_2 are the transconductance parameters described in region 3 and given as (8)–(11). Inequality (18) states that the P-channel tree in NAND gate A sources more current than the N-channel tree in NAND gate A sinks, thereby increasing V_1 . Inequality (19) states that the N-channel tree in NAND gate B sinks more current than the P-channel tree in NAND gate B sources, thereby decreasing V_2 . If these four conditions are satisfied for all operating points within region 3, the bistable register will latch.

Limiting Requirement for Latching

Inequality (18) provides the fundamentally limiting condition for latching. If in NAND gate A , the P-channel tree sources more current than the N-channel tree sinks, V_1 will increase. As V_1 increases, it turns on N_{2B} more strongly, increasing I_{NB} of NAND gate B , thereby decreasing V_2 . This, in turn, further turns on P_{1A} which increases V_1 . Thus, the transconductance term A_1 , used in (18) and defined in (8), contains the limiting condition for latching.

To further exemplify the latching requirement, consider the situation, shown in Fig. 14, where the clock signal V_{CLK} decreases from V_{DD} . If the limiting condition for latching can be satisfied before V_{CLK} reaches 0 V, then the clock waveform can be returned to V_{DD} before it reaches 0 V while still successfully latching the data signal. The minimum value of voltage that V_{CLK} reaches just before it returns to V_{DD} is described as $V_{CLK(min)}$. Once $V_{CLK(min)}$ is reached (see Fig. 14) and the clock signal is returned to V_{DD} , V_2 will continue to decrease further from V_{DD} . If at the operating point, $V_{CLK} = V_{DD} + V_{TP}$ (P_{2A} becomes cutoff), the current supplied by P_{1A} (and driven by V_2) is larger than the current sunk by the N-channel tree of NAND gate A, thereby maintaining a monotonically increasing voltage at V_1 , the bistable register will latch. The time for V_{CLK} to decrease




Fig. 14. Timing diagram of limiting condition for latching.

TABLE I
EXAMPLE OF LIMITING LATCH CONDITION

V _{DATA}	g _{mp}	g _{mn}	Latch?
2.55 volts	6.578x10 ⁻⁴ Ω	6.603x10 ⁻⁴ Ω	no
2.60 volts	7.907x10 ⁻⁴ Ω	7.907x10 ⁻⁴ Ω	breakpoint
2.65 volts	1.548x10 ⁻³ Ω	0	yes

from V_{DD} to $V_{CLK(\min)}$ and return to $V_{DD} + V_{TP}$ is the minimum amount of time (i.e., the minimum latch time) for the data to successfully latch into the bistable register. The minimum latch time is the minimum set-up time of the register. The condition for ensuring that the bistable register will latch can be represented by the inequality

$$A_1 V_2 > A_2 V_{CLK} \text{ and } A_1 V_2 \text{ is a positive quantity.} \quad (20)$$

In terms of the small signal parameters of (8), (20) can be presented as

$$g_{mp1a} > g_{mn} = \left. \frac{g_{mn1a} g_{mn2a}}{g_{n2a} + g_{mn1a}} \right|_{V_{CLK+} = V_{DD} + V_{TP}} \quad (21)$$

where V_{CLK+} represents the operating point at which $V_{CLK} = V_{DD} + V_{TP}$ after reaching its minimum value and rising to $V_{DD} + V_{TP}$ (see Fig. 14). Equation (21) represents the fundamentally limiting condition for latching data into a CMOS bistable register.

Table I describes an example circuit which operates just at the latch breakpoint. One parameter, V_{DATA} , is varied to exemplify the limiting nature of (21). The other circuit characteristics are kept constant and are listed below:

$$\begin{aligned} V_{CLK(\min)} &= 1.7 \text{ V} \\ K'_p, K'_n &= 4.316 \times 10^{-5} \text{ A/V}^2 \\ k_{c-}, k_{c+} &= 1 \text{ V/ns} \\ \text{W/L ratio} &= 5. \end{aligned}$$

Thus, Table I describes an experiment in which V_{DATA} is perturbed over a small range of voltage, keeping all other conditions constant. For the case where (21) is not satisfied (i.e., $g_{mn} > g_{mp}$), the data signal will not successfully latch into the register. For the case where (21) is satisfied (i.e., $g_{mp} > g_{mn}$), the data signal latches successfully into the register. Finally, for the interesting breakpoint case, where g_{mp} equals g_{mn} , the register enters what is effectively a metastable state [3]-[8]. As long as $g_{mn} = g_{mp}$, the register will remain metastable.

VI. CONCLUSIONS

Closed-form solutions of each of the four regions of operation of a bistable register have been developed. Close agreement with a SPICE generated output response of a CMOS bistable register was shown. Necessary and sufficient conditions for latching data into a bistable register were developed. From these conditions, the limiting requirement for latching, not latching, and becoming metastable in a CMOS bistable register is defined. This result was corroborated by testing (21) at $V_{CLK+} = V_{DD} + V_{TP}$ with breakpoint conditions, and the result fully agreed with expectations. Thus, the limiting requirement for latching provides the minimum latch time (or set-up time) of a CMOS bistable register. With these results, fundamentally limiting conditions for analyzing the latching mechanism in a CMOS bistable register are quantitatively described.

VII. APPENDIX COMPLETE SOLUTION OF $V_1(t)$ IN REGION 3

The output voltage $V_1(t)$ of NAND gate A is given by (7) and repeated below as (A-1). Equation (A-1) is composed of three terms, one due to the initial condition of region 3, V_{1A} , one due to the input clock signal, V_{1C} , and one due to the input data signal V_{1D} :

$$V_1(t) = V_{1A} + V_{1C} + V_{1D}. \quad (A-1)$$

Each term is described individually below:

$$V_{1A}(t) = V_{23}(0)[R_{1A} + R_{2A} + R_{3A}] \quad (A-2)$$

$$R_{1A} = \frac{\left(\alpha_1 - \frac{g_{b3}}{C_2}\right)e^{-\alpha_1 t}}{\alpha_1(\alpha_2 - \alpha_1)} \quad (A-3)$$

$$R_{2A} = \frac{\left(\alpha_2 - \frac{g_{b3}}{C_2}\right)e^{-\alpha_2 t}}{\alpha_2(\alpha_1 - \alpha_2)} \quad (A-4)$$

$$R_{3A} = \frac{\frac{g_{b3}}{C_2}}{\alpha_1 \alpha_2} \quad (A-5)$$

$$\begin{aligned} V_{1C}(t) &= \frac{-A_2 k_c}{C_1} \left[[(R_{1C} + R_{2C} + R_{3C})U(t)] \right. \\ &\quad \left. - (R_{1C} + R_{2C} + R_{3C}) \Big|_{t=E/k_c} U\left(t - \frac{E}{k_c}\right) \right] \quad (A-6) \end{aligned}$$

$$R_{1C} = \frac{\left(\frac{g_{b3}}{C_2} - \alpha_1\right)e^{-\alpha_1 t}}{\alpha_1^2(\alpha_2 - \alpha_1)} \quad (A-7)$$

$$R_{2C} = \frac{\left(\frac{g_{b3}}{C_2} - \alpha_2\right)e^{-\alpha_2 t}}{\alpha_2^2(\alpha_1 - \alpha_2)} \quad (A-8)$$

$$R_{3C} = \frac{\alpha_1 \alpha_2 \left(1 + \frac{g_{b3}}{C_2} t\right) - \frac{g_{b3}}{C_2} (\alpha_1 + \alpha_2)}{\alpha_1^2 \alpha_2^2} \quad (A-9)$$

$$\begin{aligned} V_{1D}(t) &= \frac{-A_1 B_1 k_D}{C_1 C_2} \left[[(R_{1D} + R_{2D} + R_{3D})U(t)] \right. \\ &\quad \left. - (R_{1D} + R_{2D} + R_{3D}) \Big|_{t=E/k_D} U\left(t - \frac{E}{k_D}\right) \right] \quad (A-10) \end{aligned}$$

$$R_{1D} = \frac{e^{-\alpha_1 t}}{\alpha_1^2(\alpha_2 - \alpha_1)} \quad (A-11)$$

$$R_{2D} = \frac{e^{-\alpha_2 t}}{\alpha_2^2(\alpha_1 - \alpha_2)} \quad (A-12)$$

$$R_{3D} = \frac{\alpha_1 \alpha_2 t - (\alpha_1 + \alpha_2)}{\alpha_1^2 \alpha_2^2} \quad (A-13)$$

$$\alpha_1 = \frac{-\left(\frac{g_{a3}}{C_1} + \frac{g_{b3}}{C_2}\right) + \sqrt{\left(\frac{g_{a3}}{C_1}\right)^2 + \left(\frac{g_{b3}}{C_2}\right)^2 - 2\frac{g_{a3}g_{b3}}{C_1C_2} + 4\frac{A_1B_1}{C_1C_2}}}{2} \quad (A-14)$$

$$\alpha_2 = \frac{-\left(\frac{g_{a3}}{C_1} + \frac{g_{b3}}{C_2}\right) - \sqrt{\left(\frac{g_{a3}}{C_1}\right)^2 + \left(\frac{g_{b3}}{C_2}\right)^2 - 2\frac{g_{a3}g_{b3}}{C_1C_2} + 4\frac{A_1B_1}{C_1C_2}}}{2} \quad (A-15)$$

where $V_{23}(0)$ is the initial condition of region 3 and is equal to V_{TN} , k_c is the decreasing rate of change of the input clock signal, and k_D is the increasing rate of change of the input data signal.

Thus, (A-1)–(A-15) describe the output voltage across C_1 , $V_1(t)$, when the bistable register operates in the closed loop regenerative mode of region 3. Fig. 8 depicts the $V_1(t)$ waveform in region 3.

In region 3 all of the ON transistors in NAND gate A are saturated. Assuming channel length modulation is zero, g_{a3} is equal to zero. Therefore, with this assumption, (A-14) and (A-15), which describe the two time constants of the bistable register system, become (A-16) and (A-17), respectively.

$$\alpha_1 = \frac{-\left(\frac{g_{b3}}{C_2}\right) + \sqrt{\left(\frac{g_{b3}}{C_2}\right)^2 + 4\frac{A_1B_1}{C_1C_2}}}{2} \quad (A-16)$$

$$\alpha_2 = \frac{-\left(\frac{g_{b3}}{C_2}\right) - \sqrt{\left(\frac{g_{b3}}{C_2}\right)^2 + 4\frac{A_1B_1}{C_1C_2}}}{2} \quad (A-17)$$

REFERENCES

- 1] W. T. Lynch and H. J. Boll, "Optimization of the latching pulse for dynamic flip-flop sensors," *IEEE J. Solid-State Circuits*, vol. SC-9, no. 2, pp. 49–55, Apr. 1974.
- 2] J. S. Yuan and J. J. Liou, "An improved latching pulse design for dynamic sense amplifiers," *IEEE J. Solid State Circuits*, vol. 25, no. 5, pp. 1294–1299, Oct. 1990.
- 3] T. A. Jackson and A. Albicki, "Analysis of metastable operation in D latches," *IEEE Trans. Circuits Syst.*, vol. 36, no. 11, pp. 1392–1404, Nov. 1989.
- 4] T. Kacprzak, "Analysis of oscillatory metastable operation of an RS flip-flop," *IEEE J. Solid-State Circuits*, vol. 23, no. 1, pp. 260–266, Feb. 1988.

- 5] T. Kacprzak and A. Albicki, "Analysis of metastable operation in RS CMOS flip-flops," *IEEE J. Solid-State Circuits*, vol. 22, no. 1, pp. 57–64, Feb. 1987.
- 6] B. Liu and N. Gallagher, "On the metastable region of flip-flop circuits," *Proc. IEEE*, vol. 65, pp. 581–583, Apr. 1977.
- 7] L.-S. Kim, R. Cline, and R. Dutton, "Metastability of CMOS latch/flip-flop," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 26.3.1–26.3.4, May 1989.
- 8] J. U. Horstmann, H. W. Eichel, and R. L. Coates, "Metastability behavior of CMOS ASIC flip-flops in theory and test," *IEEE J. Solid-State Circuits*, SC-24, no. 1, pp. 146–157, Feb. 1989.
- 9] A. Albicki, personal communication.
- 10] E. G. Friedman, "The limiting performance of a CMOS bistable register based on waveform considerations," *Int. J. Electronics*, vol. 73, no. 2, pp. 371–384, Aug. 1992.
- 11] L. Marino, "General theory of metastable operation," *IEEE Trans. Computers*, vol. C-30, no. 2, pp. 107–115, Feb. 1981.
- 12] H. Shichman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," *IEEE J. Solid-State Circuits*, vol. SC-3, no. 3, pp. 285–289, Sept. 1968.
- 13] L. W. Nagel, "SPICE2: A computer program to simulate semiconductor circuits," Univ. of California, Berkeley, ERL memo ERL-M520, May 1975.

Eby G. Friedman (S'78–M'79–SM'90) received the B.S. degree in electrical engineering from Lafayette College, Easton, PA, in 1979 and the M.S. and Ph.D. degrees in electrical engineering from the University of California, Irvine, in 1981 and 1989, respectively.

In 1978 he was with Philips Gloeilampen Fabrieken, Eindhoven, The Netherlands, where he worked on the design of bipolar differential amplifiers. From 1979 to 1983, he was with Hughes Aircraft Company, Newport Beach, CA, working

in the areas of custom IC design, software compatible gate array design, one- and two-dimensional device modeling, circuit modeling, and double-level metal process development. From 1983 to 1991, he was with Hughes Aircraft Company, Carlsbad, CA, rising to the position of Manager of the Signal Processing Design and Test Department, where he was responsible for the design and test of high performance VLSI/VHSIC CMOS and BIMOS digital and analog IC's, the development of supporting design and test methodologies and CAD tools, functional and parametric test, and the development of high performance and high resolution DSP and oversampled systems. Since 1991 he has been with the Department of Electrical Engineering, University of Rochester where he is an Associate Professor and Director of the High Performance VLSI/IC Design and Analysis Laboratory. His current research and teaching interests are in the areas of high performance VLSI/IC design and analysis with emphasis on technologies and their system applications. He is the author of a book chapter and many papers and presentations in the fields of VLSI design, CMOS design techniques and CAD tools, pipelining and retiming, and the theory and application of synchronous clock distribution networks to high performance VLSI-based digital systems.

Dr. Friedman is a member of the editorial board of the *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: ANALOG AND DIGITAL SIGNAL PROCESSING*, Secretary of the IEEE VLSI Systems and Applications CAS Technical Committee, a Member of the technical program committee of several conferences, an Officer of the Electron Devices Chapter of the IEEE Rochester Section, has chaired sessions at various IEEE conferences, and is a recipient of the Howard Hughes Masters and Doctoral Fellowships, the NSF Research Initiation Award, and the DoD Augmentation Award for Science and Engineering Research Training.