

# Superconductive Logic Using $2\phi$ -Josephson Junctions With Half Flux Quantum Pulses

Issa Salameh<sup>ID</sup>, Graduate Student Member, IEEE, Eby G. Friedman<sup>ID</sup>, Fellow, IEEE,  
and Shahar Kvatinsky<sup>ID</sup>, Senior Member, IEEE

**Abstract**—Superconductive logic based on Josephson junctions (JJ) is a promising technology for energy efficient supercomputers and cloud computing. This technology can deliver significant improvements in performance and energy efficiency as compared to CMOS. Superconductive circuits, however, suffer from low density integration as compared to CMOS, primarily due to the limited scalability of the inductors. To improve the scalability of superconductive logic, a logic family based on a novel JJ technology,  $2\phi$ -JJ, has been proposed that eliminates the inductors. In this brief, three circuits are presented which exploit this scalable inductor-less technology. This novel  $2\phi$ -JJ technology represents the data as half flux quantum (HFQ) pulses, which improves the energy efficiency and speed as compared to standard superconductive logic such as rapid single flux quantum (RSFQ). Unlike RSFQ, the proposed circuits dynamically switch upon receiving an HFQ pulse, saving energy. These  $2\phi$ -JJ logic circuits operate 2.25X faster and require 2.6X less energy as compared to RSFQ.

**Index Terms**—Superconductive, RSFQ,  $2\phi$ -JJ, Josephson junction.

## I. INTRODUCTION

DEMAND for energy efficient computation is growing, particularly for exascale supercomputers and cloud computing. A potential technology to achieve energy efficient, high performance computing is superconductive technology [1]. Rapid single flux quantum (RSFQ) [2], energy efficient RSFQ (ERSFQ) [3], and energy efficient single flux quantum (eSFQ) [4] are examples of energy efficient, high performance superconductive logic families. RSFQ circuits have been experimentally demonstrated to operate at frequencies up to 770 GHz [5] with die-to-die communication of more than 100 Gbit/s [6], [7]. The information in RSFQ circuits is represented as a voltage pulse with a quantized area equal to a single flux quantum (SFQ),  $\Phi_0 = \frac{h}{2e}$ . A logic 1 is characterized by the existence of an SFQ pulse while logic 0 is the absence of a

Manuscript received February 9, 2022; accepted March 15, 2022. Date of publication March 28, 2022; date of current version May 3, 2022. This brief was recommended by Associate Editor G. C. Sirakoulis. (Corresponding author: Issa Salameh.)

Issa Salameh and Shahar Kvatinsky are with the Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion Israel Institute of Technology, Haifa 32000, Israel (e-mail: issa.sa@campus.technion.ac.il; shahar@ee.technion.ac.il).

Eby G. Friedman is with the Department of Electrical Engineering and Computer Engineering, School of Engineering and Applied Sciences, University of Rochester, Rochester, NY 14627 USA (e-mail: friedman@ece.rochester.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TCSII.2022.3162723>.

Digital Object Identifier 10.1109/TCSII.2022.3162723




Fig. 1. Single flux quantum pulse representing the logic 1 state.

pulse. The duration of an SFQ pulse can be as fast as 2 ps with a voltage magnitude of 1 mV, as illustrated in Fig. 1.

RSFQ circuits are primarily composed of Josephson junctions (JJs) and inductors. A significant drawback of RSFQ circuits is limited improvement in density due to the inability to scale inductors in modern superconductive fabrication technologies [8]. To improve density, superconductive circuits without inductors have been proposed [8]. These inductor-less circuits use a novel JJ called  $2\phi$ -JJ. Although the  $2\phi$ -JJ passes half flux quantum (HFQ) pulses, SFQ pulses are used at the input and output of the logic gates.

$2\phi$ -JJ circuits produce, transmit, and represent data by HFQ pulses. Combining  $2\phi$ -JJs with standard JJs allows the proposed circuit technology to be scalable since inductors are not used. Several logic circuits, a Josephson transmission line (JTL), an inverter, and an OR gate, are proposed. Energy efficiency improvements of 2.6X and speed improvements of 2.25X as compared to RSFQ logic are achieved.

## II. BEHAVIOR OF JOSEPHSON JUNCTION

The dynamic behavior of standard JJs is described in Section II-A. The dynamic behavior of  $2\phi$ -JJ is explained in Section II-B.

### A. Standard Josephson Junctions

A JJ is a multilayer device composed of a superconductive layer (S), an insulating layer (I), and a second superconductive layer (S). The behavior of a JJ is described by the following expressions,

$$I = I_c \sin(\phi), \quad (1)$$

$$\frac{d\phi}{dt} = \frac{2e}{\hbar} V, \quad (2)$$




Fig. 2. Energy-phase relation, (a) standard JJ, (b)  $2\phi$ -JJ. (c) Standard JJ symbol, and (d)  $2\phi$ -JJ symbol.




Fig. 3. RCSJ model of a JJ. The current passing through a device is composed of a superconductive current, a resistive current, and a capacitive current.

where  $I$  is the current in the JJ,  $I_c$  is the critical current of the JJ,  $\phi$  is the phase difference between the two superconductive layers,  $e$  is the electron charge,  $\hbar$  is the Planck constant divided by  $2\pi$ , and  $V$  is the voltage across the device.

From (1) and (2), the energy-phase relationship (EPR) of a junction is

$$E_J = E_{J0}(1 - \cos(\phi)), \quad (3)$$

$$E_{J0} = \frac{\hbar I_c}{2e}. \quad (4)$$

The minimum energy of the junction occurs at a  $2\pi n$  phase difference ( $0, 2\pi, 4\pi \dots$ ), where  $n$  is an integer, as depicted in Fig. 2a.

The JJ can be represented by a resistively and capacitively shunted junction (RCSJ) model [9], as illustrated in Fig. 3. Based on the RCSJ model, (1), (2), and Kirchoff's current law, the current of a JJ is

$$I = I_c \sin \phi + \frac{1}{R} \frac{\hbar}{2e} \frac{d\phi}{dt} + C \frac{\hbar}{2e} \frac{d^2\phi}{dt^2}. \quad (5)$$

Applying a current greater than the critical current produces an SFQ voltage pulse, switching the phase of the junction by  $2\pi$ .

### B. $2\phi$ -Josephson Junction

A JJ topology composed of a ferromagnetic (F) layer with a one spin active interface rather than an insulating layer exhibits a current-phase relationship (CPR) with a dominant second harmonic [10]–[14]. Robust junctions with a purely second harmonic [15] or a nearly suppressed first harmonic [12] have been experimentally demonstrated. Junctions with a second harmonic exhibit a CPR of

$$I = I_{c1} \sin(\phi) + I_{c2} \sin(2\phi), \quad (6)$$

and an EPR of

$$E = I_{c1}(1 - \cos(\phi)) + \frac{I_{c2}}{2}(1 - \cos(2\phi)), \quad (7)$$

where  $E$  is normalized by the Josephson energy  $E_{J0}$ , and  $I_{c1}$  and  $I_{c2}$  are the amplitude of each harmonic.

Junctions with a purely second harmonic are called  $2\phi$ -JJs. Unlike standard JJs, these junctions exhibit a minimum energy at a  $\pi n$  phase difference, as illustrated in Fig. 2b.  $2\phi$ -JJs can be modeled using the same RCSJ model with a supercurrent, as described in (6). Based on the RCSJ model and solving (5) for a  $2\phi$ -JJ, the  $2\phi$ -JJ switches when a  $\pi$  phase difference occurs, producing an HFQ voltage pulse. The HFQ pulse is half the area of an SFQ, and is produced when a junction switches by  $\pi$  rather than  $2\pi$ . Unlike RSFQ, information in the proposed logic circuits is transmitted and stored as an HFQ pulse ( $\pi$  switch), which is more energy efficient than an SFQ pulse ( $2\pi$  switch). The energy required for a standard JJ to switch by  $2\pi$  is  $E \approx \Phi_0 I_c$ , while switching a  $2\phi$ -JJ by  $\pi$  requires half of this energy.

### III. LOGIC CIRCUITS BASED ON $2\phi$ -JJs

In this section, three logic circuits based on  $2\phi$ -JJs and standard JJs are proposed. The primary constraint in these circuits is that the phase within each superconductive loop must sum to  $2\pi n (\dots -2\pi, 0, 2\pi \dots)$ , a fundamental requirement in superconductive loops. If the phase of the junctions does not add to  $2\pi n$ , a circulating current is produced to add or subtract the phase of the junctions until a phase of  $2\pi n$  is achieved.

RSFQ logic gates are DC powered, individually clocked, and all of the junctions require a bias current below the critical current  $I_c$ . The characteristics of the proposed  $2\phi$ -JJ logic gates are similar to RSFQ gates. The proposed circuits contain  $2\phi$ -JJs based on  $\pi$  phase switches. Standard JJs behave as an impedance and do not switch. This trait adds design complexity but enhances the energy efficiency and replaces the inductors. The following subsections introduce the three proposed circuits and operating principles along with simulations illustrating the circuit functionality.

#### A. Josephson Transmission Line (JTL)

The function of a JTL is as a local interconnect to connect nearby logic gates. The output of a logic gate is connected to the input of another logic gate by one or more JTLs [16]. In RSFQ circuits, a JTL stage is composed of two JJs connected by an inductor. In this proposed JTL circuit, two  $2\phi$ -JJs are connected by a standard JJ rather than by an inductor. The proposed circuit is illustrated in Fig. 4.




Fig. 4. Proposed multistage JTL based on  $2\phi$ -JJs. The inductors are replaced with standard JJs.




Fig. 5. JTL circuit behavior, (a) voltage pulse, and (b) phase switch.

The circuit functions as follows. An HFQ pulse is received at the input; accordingly, a current pulse enters the circuit. Most of the current passes through the initial  $2\phi$ -JJ,  $JJ_1$ , since the first standard JJ is in a high impedance state. The phase of  $JJ_1$  switches by  $\pi$ , propagating a current pulse through the standard JJ and switching the second  $2\phi$ -JJ,  $JJ_2$ . Each  $2\phi$ -JJ produces a current pulse which switches the following  $2\phi$ -JJ. After the pulse is transferred from the input to the output, the phase of each  $2\phi$ -JJ switches by  $\pi$ , as illustrated in Fig. 5. The inputs in Fig. 5 are modeled as an HFQ pulse; a triangular voltage pulse with an area of  $\frac{\Phi}{2}$ . The switching behavior of the  $JJ_1$  switch is therefore different from the following JJs. Note that the phase of each superconductive loop sums to  $2\pi$ . No circulating current therefore exists within the loops.

### B. Inverter

The proposed inverter is a superconductive loop composed of two  $2\phi$ -JJs and two standard JJs. The additional  $2\phi$ -JJ, below the superconductive loop, is an output JJ. The output  $2\phi$ -JJ produces and sends an HFQ pulse to the next logic gate via a JTL. A schematic of the proposed inverter is shown in Fig. 6.

Once an HFQ pulse arrives at the input, most of the current proceeds through  $JJ_{in}$  since the two serially connected JJs impose a high impedance on the current, switching  $JJ_{in}$  by  $\pi$ . Two serial JJs are used because one standard JJ in the loop will not hold the HFQ pulse. A large circulating current




Fig. 6.  $2\phi$ -JJ inverter.




Fig. 7. Proposed inverter, (a) voltage, and (b) phase.

would have been produced and switched  $JJ_{clk}$  to acquire a phase of  $2\pi$ . However, with two serial JJs, a smaller circulating current is produced in loop ( $JJ_{in} - JJ_1 - JJ_2 - JJ_{clk}$ ) which increases the phase of ( $JJ_1 - JJ_2 - JJ_{clk}$ ), acquiring a total phase in the loop of  $2\pi$ . The circulating current produced in the loop increases the current in  $JJ_{clk}$ . The arrival of an HFQ pulse at the clock input switches the phase of  $JJ_{clk}$ . Once  $JJ_{clk}$  switches, the superconductive loop supports a total phase of  $2\pi$ ,  $\pi$  each from  $JJ_{in}$  and  $JJ_{clk}$ , resetting the loop back into the initial state without a circulating current. For a logic 1 input, an output pulse is not produced by the inverter; logic 0 is effectively produced. When an HFQ pulse arrives at the clock terminal without a preceding pulse at the input, the phase of  $JJ_{out}$ , rather than the phase of  $JJ_{clk}$ , switches by  $\pi$  since the bias current through  $JJ_{out}$  is greater than  $JJ_{clk}$ . The voltage and phase of the proposed inverter are shown in Fig. 7. Note that each of the  $2\phi$ -JJs switches by  $\pi$  rather than  $2\pi$ . An output pulse is not produced when a preceding input pulse is acquired.

### C. OR Gate

The proposed OR gate consists of two superconductive loops, each containing a single  $2\phi$ -JJ and three standard JJs




Fig. 8.  $2\phi$ -JJ OR gate. The dashed lines represent the JTL stage.

with a single output  $2\phi$ -JJ below the two loops. A schematic of the OR gate is shown in Fig. 8.

In addition to the OR gate shown in Fig. 8, a JTL stage is also shown, drawn as a dashed line. The last stage JTL in the clock input includes a  $2\phi$ -JJ; unlike input1 and input2 which are connected by a standard JJ. When an HFQ pulse reaches the clock input without a preceding pulse from input1 or input2, the phase of  $JJ_{clk}$  switches by  $\pi$ . This switching event prevents the pulse from propagating to either of the loops or to the output, producing a logic 0 output, as expected from an OR gate. When an HFQ pulse enters input1, the phase of  $JJ_{in1}$  switches by  $\pi$ . After the junction switches, a circulating current is produced in the ( $JJ_3 - JJ_{in1} - JJ_2 - JJ_1$ ) loop to increase the phase of the other JJs until a phase of  $2\pi$  is achieved. Two serial JJs hold the HFQ pulse within the loop and impose a high impedance on the input current pulse. Once the clock pulse arrives, the phase of  $JJ_{in1}$  switches to 0 since the current in  $JJ_{in1}$  is greater than the current in  $JJ_{clk}$  due to the circulating current. Since  $JJ_{in1}$  is switching, a current pulse propagates towards the output which switches  $JJ_{out}$ , generating an HFQ pulse at the output, a logic 1. Although a pulse propagates to the output, the pulse does not switch  $JJ_{in2}$  since the current pulse flows against the bias current flowing in  $JJ_{in2}$ ; hence, only  $JJ_{out}$  switches. After  $JJ_{in1}$  switches, the phase of the ( $JJ_3 - JJ_{in1} - JJ_2 - JJ_1$ ) loop returns to zero. No circulating current exists in either loop, and the circuit returns to the initial state. When a symmetric HFQ pulse is passed from input2, the same functionality is achieved. An HFQ pulse from input2 switches  $JJ_{in2}$  by  $\pi$ . Due to  $JJ_{in2}$  switching, a circulating current is produced in the ( $JJ_6 - JJ_{in2} - JJ_5 - JJ_4$ ) loop to achieve a phase of  $2\pi$ . After receiving an HFQ clock pulse, the phase of  $JJ_{in2}$  switches back to 0. The HFQ clock pulse only switches  $JJ_{in2}$  since the current of  $JJ_{in2}$  is close to the critical current due to the circulating current. Without the circulating current in the ( $JJ_3 - JJ_{in1} - JJ_2 - JJ_1$ ) loop, the HFQ pulse will not switch  $JJ_{in1}$ . After switching  $JJ_{in2}$ , a current pulse propagates towards the output and switches  $JJ_{out}$ , producing an HFQ pulse at the output. Since  $JJ_{in2}$  switches to 0, the circulating current in the ( $JJ_6 - JJ_{in2} - JJ_5 - JJ_4$ ) loop vanishes,




Fig. 9. Proposed OR gate, (a) voltage, and (b) phase.

and the circuit returns to the initial state without a circulating current. When an HFQ pulse arrives at both inputs, the phase of  $JJ_{in1}$  and  $JJ_{in2}$  switches by  $\pi$ . Upon application of a clock input pulse, the clock switches  $JJ_{in1}$ , which produces a current pulse, switching  $JJ_{in2}$  to 0. Another current pulse is generated since  $JJ_{in2}$  switches, which switches  $JJ_{out}$  by  $\pi$ , passing an HFQ pulse (logic 1) to the next gate. Simulations of the OR gate are shown in Fig. 9. Note that an HFQ output pulse is produced if an input HFQ pulse precedes the arrival of the clock pulse.

#### IV. EVALUATION OF LATENCY AND ENERGY

The proposed  $2\phi$ -JJ circuits and logically equivalent RSFQ circuits have been simulated in Cadence Virtuoso. The RSFQ circuits are from the SUNY RSFQ cell library [17]. For the standard JJ device, Whiteley Research open source Verilog-A code is used [18]. The  $2\phi$ -JJ circuits are modeled by revised Verilog-A code which behaves according to (6). A comparison between the proposed  $\pi$  circuits and conventional RSFQ circuits is listed in Table I. Since the energy is linearly dependent on the critical current of the JJ and to provide a fair comparison between the logic circuits, the critical current for the  $2\phi$ -JJs ranges between  $100 \mu\text{A}$  and  $220 \mu\text{A}$  and for the standard JJs between  $100 \mu\text{A}$  and  $250 \mu\text{A}$ .

##### A. Latency

Latency is the difference in time between the arrival of an output pulse upon the arrival of an input clock pulse. The latency of a three stage JTL is the difference between the input pulse and output pulse of four  $2\phi$ -JJ JTLs, as shown in Fig. 4. If the circuit does not produce an output pulse, the latency is undefined and the output does not change. The latency of the proposed  $\pi$  gates and logically equivalent RSFQ

TABLE I  
LATENCY AND ENERGY CONSUMPTION OF PROPOSED LOGIC GATES

JTL		Latency [ps]		Energy [zJ]	
In	Out	RSFQ [17]	$2\phi$ -JJ	RSFQ [17]	$2\phi$ -JJ
0	0	-	-	0	0
1	1	6.9	4	1499	705
Inverter		Latency [ps]		Energy [zJ]	
In	Out	RSFQ [17]	$2\phi$ -JJ	RSFQ [17]	$2\phi$ -JJ
0	1	4.5	2	389	110
1	0	-	-	698	268
OR Gate		Latency [ps]		Energy [zJ]	
In1	In2	Out	RSFQ [17]	$2\phi$ -JJ	RSFQ [17]
0	0	0	-	-	460
0	1	1	10	2.5	1506
1	0	1	10	3.5	1505
1	1	1	8	1.5	1824
					400

gates is listed in Table I. The proposed  $\pi$  JTL, inverter, and OR gate are faster by 1.72X, 2.25X, and 2.85X, respectively, than the equivalent RSFQ JTL, inverter, and OR gate.

### B. Energy

The energy of the circuits is determined by integrating the power consumed by each junction. The power is the product of the junction voltage and current. The simulation results, listed in Table I, are the energy consumed during one clock cycle for different input combinations. The JTL energy is for four junctions, as shown in Fig. 4, since no clock is used. The proposed  $\pi$  JTL, inverter, and OR gate are, respectively, 2.12X, 2.6X, and 4.5X more energy efficient than the equivalent RSFQ circuits. A lower critical current for the  $2\phi$ -JJ circuits would further improve the energy efficiency.

### V. CONCLUSION

$2\phi$ -JJ logic eliminates the need for inductors, improving the inherent scalability of superconductive circuits.  $2\phi$ -JJs also enable HFQ data transmission and storage rather than SFQ for greater energy efficiency. The logic state is represented as an HFQ pulse ( $\pi$  switch) rather than an SFQ pulse ( $2\pi$  switch), saving energy. The first work to propose superconductive logic circuits based on this innovative  $2\phi$ -JJ technology with HFQ

pulses is presented in this brief. Simulations show that the proposed  $\pi$  logic gates are 2.25X faster and require 2.6X less energy as compared to conventional RSFQ logic circuits. Further investigation into  $2\phi$ -JJ devices and circuits is necessary to enhance the scalability, speed, and energy of superconductive digital systems.

### REFERENCES

- [1] I. I. Soloviev, N. V. Klenov, S. V. Bakurskiy, M. Y. Kupriyanov, A. L. Gudkov, and A. S. Sidorenko, "Beyond Moore's technologies: Operation principles of a superconductor alternative," *Beilstein J. Nanotechnol.*, vol. 8, pp. 2689–2710, Dec. 2017.
- [2] K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," *IEEE Trans. Appl. Supercond.*, vol. 1, no. 1, pp. 3–28, Mar. 1991.
- [3] D. E. Kirichenko, S. Sarwana, and A. F. Kirichenko, "Zero static power dissipation biasing of RSFQ circuits," *IEEE Trans. Appl. Supercond.*, vol. 21, no. 3, pp. 776–779, Jun. 2011.
- [4] O. A. Mukhanov, "Energy-efficient single flux quantum technology," *IEEE Trans. Appl. Supercond.*, vol. 21, no. 3, pp. 760–769, Jun. 2011.
- [5] W. Chen, A. V. Rylyakov, V. Patel, J. E. Lukens, and K. K. Likharev, "Rapid single flux quantum T-flip flop operating up to 770 GHz," *IEEE Trans. Appl. Supercond.*, vol. 9, no. 2, pp. 3212–3215, Jun. 1999.
- [6] Q. P. Herr, A. D. Smith, and M. S. Wire, "High speed data link between digital superconductor chips," *Appl. Phys. Lett.*, vol. 80, no. 17, pp. 3210–3212, Apr. 2002.
- [7] Y. Hashimoto, S. Yorozu, T. Satoh, and T. Miyazaki, "Demonstration of chip-to-chip transmission of single-flux-quantum pulses at throughputs beyond 100 Gbps," *Appl. Phys. Lett.*, vol. 87, no. 2, pp. 22502–22504, Jul. 2005.
- [8] I. I. Soloviev *et al.*, "Superconducting circuits without inductors based on bistable Josephson junctions," *Phys. Rev. Appl.*, vol. 16, pp. 14052–14058, Jul. 2021.
- [9] G. Krylov and E. Friedman, *Single Flux Quantum Integrated Circuit Design*. Cham, Switzerland: Springer, 2022.
- [10] L. Trifunovic, "Long-range superharmonic Josephson current," *Phys. Rev. Lett.*, vol. 107, pp. 47001–47003, Jul. 2011.
- [11] L. Trifunovic, Z. Popović, and Z. Radović, "Josephson effect and spin-triplet pairing correlations in  $SF_1F_2S$  junctions," *Phys. Rev. B, Condens. Matter*, vol. 84, pp. 64511–64515, Aug. 2011.
- [12] M. J. A. Stootimore *et al.*, "Second-harmonic current-phase relation in Josephson junctions with ferromagnetic barriers," *Phys. Rev. Lett.*, vol. 121, pp. 177702–177705, Oct. 2018.
- [13] S. V. Bakurskiy *et al.*, "Current-phase relations in SISFS junctions in the vicinity of  $0-\pi$  Transition," *Phys. Rev. B, Condens. Matter*, vol. 95, pp. 94522–94528, Mar. 2017.
- [14] E. Goldobin, D. Koelle, R. Kleiner, and A. Buzdin, "Josephson junctions with second harmonic in the current-phase relation: Properties of  $\varphi$  junctions," *Phys. Rev. B, Condens. Matter*, vol. 76, pp. 224523–224530, Dec. 2007.
- [15] A. Pal, Z. H. Barber, J. W. A. Robinson, and M. G. Blamire, "Pure second harmonic current-phase relation in spin-filter Josephson junctions," *Nat. Commun.*, vol. 5, pp. 3340–3343, Feb. 2014.
- [16] T. Jabbari, G. Krylov, S. Whiteley, E. Mlinar, J. Kawa, and E. G. Friedman, "Interconnect routing for large-scale RSFQ circuits," *IEEE Trans. Appl. Supercond.*, vol. 29, no. 5, pp. 1–5, Mar. 2019.
- [17] "Rapid Single-Flux-Quantum Laboratory at SUNY/Stony Brook." [Online]. Available: <http://www.physics.sunysb.edu/Physics/RSFQ/> [Accessed: Oct. 5, 2021].
- [18] S. R. Whiteley. "Whiteley Research Incorporated." [Online]. Available: <http://www.wrcad.com/> [Accessed: Aug. 1, 2021].