On-Board and On-Package Active Capacitors for High Current Systems

Nurzhan Zhuldasso[v](https://orcid.org/0000-0002-2852-6587)[®][,](https://orcid.org/0000-0002-5549-7160) Yimajian Yan, Mikhail Popovich, and Eby G. Friedman[®], Life Fellow, IEEE

Abstract— Due to scaling of semiconductors, the power density in VLSI circuits has increased dramatically. Furthermore, ON-chip power noise requirements have become more stringent as nominal voltages have decreased. As a result, the requirements for voltage variations have become more difficult to satisfy. Voltage drops below the noise margin may cause gate delays, false switching, and even system failure. Passive capacitors are often used to satisfy these stringent voltage drop requirements. However, due to ON-chip and on-package area constraints, including sufficient passive capacitors has become difficult. One solution is active capacitors, which provide a higher density capacitance than passive capacitors. On-package and on-board active capacitors are the focus of this article. An on-board active capacitor has been simulated and experimentally validated using an evaluation board, where a 97-mV reduction in voltage is observed in a 1.2-V system. The simulation model exhibits an accuracy within 10% of the experimental results. Furthermore, the performance of an on-package active capacitor is evaluated for high current conditions and compared with passive capacitors of equal area. A reduction in the voltage drop of 98 mV in an on-package system when compared with a system with on-package passive capacitors is demonstrated in an 800-mV, high current system.

Index Terms— Active circuits, decoupling capacitance, power integrity, voltage regulation.

I. INTRODUCTION

A RELIABLE power supply for integrated circuits (ICs) is of vital importance. This capability is particularly exacerbated with increasing power densities and clock frequencies. RELIABLE power supply for integrated circuits (ICs) is of vital importance. This capability is particularly exac-The ON-chip power delivery system needs to maintain signal and power integrity, crucial in reducing power noise [\[1\].](#page-4-0) Voltage variations cause detrimental effects on circuit performance and reliability such as false logic switching, delay uncertainty, and even functional failure. Consequently, these voltage variations need to be limited. Furthermore, the effects of voltage drops are exacerbated by the variations in fabrication processes [\[2\]. A](#page-4-1) significant voltage drop can be

Manuscript received 3 April 2023; revised 13 June 2023, 18 July 2023, and 21 August 2023; accepted 30 August 2023. Date of publication 7 September 2023; date of current version 18 October 2023. This work was supported in part by the National Science Foundation under Grant 2124453 and in part by the Grants from Synopsys and Qualcomm. Recommended for publication by Associate Editor M. Cases upon evaluation of reviewers' comments. *(Corresponding author: Nurzhan Zhuldassov)*

Nurzhan Zhuldassov and Eby G. Friedman are with the Department of Electrical, Computer Engineering University of Rochester, Rochester, NY 14627 USA (e-mail: nzhuldas@ur.rochester.edu).

Yimajian Yan and Mikhail Popovich are with Power Integrity, Google LLC Sunnyvale, Rochester, CA 94089 USA.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCPMT.2023.3313064.

Digital Object Identifier 10.1109/TCPMT.2023.3313064

40 to 400 ns 10 to 40 ns < 10 ns m -₩₩ m m <u>W۸</u> -m--ww **VR** Board power network Package power network On-chip power

Fig. 1. Response time of decoupling capacitors at different stages (board, package, IC) of a power network.

caused by a sudden demand in current. This voltage drop can be compensated by the primary voltage source, the voltage regulator module (VRM) [\[3\],](#page-4-2) [\[4\], wh](#page-4-3)ich supplies current. The voltage source, however, is often placed on-board and is unable to timely respond to sudden increases in current demand.

A common, yet powerful method to mitigate this issue is the use of decoupling capacitors $[5]$, $[6]$, on-board, onpackage, and ON-chip $[2]$, $[7]$, $[8]$. Decoupling capacitors at each physical stage of a system (board, package, and IC) respond at different times after a drop in voltage, supplying current before the primary voltage regulator delivers current to the load. An example of the response time of decoupling capacitors at different stages of the power network is shown in Fig. [1.](#page-0-0) The response time of these different stages depends upon the impedance characteristics of the power network. The on-board decoupling capacitors typically supply current within 40–400 ns, on-package decoupling capacitors supply current within 10–40 ns, and on-die capacitors supply current in less than 10 ns after a voltage drop. To minimize this drop in voltage, it is preferable to place significant decoupling capacitance close to the load $[6]$. The area, however, becomes significant when moving from the board to the IC. While it is not difficult to include large decoupling capacitors onboard, placing capacitors on-package and ON-chip is an issue. The available area within the package may be insufficient to place enough capacitance to satisfy instantaneous high current demand, producing a drop in voltage that can exceed voltage noise margins. An example of a voltage drop in a power network with no on-package capacitor is shown in Fig. [2.](#page-1-0) In this example, three voltage drops are noted. The current is supplied by the on-die decoupling capacitors less than 10 ns after an increase in load current. Between 10 and 40 ns after the increase in load, the current is supplied by the on-package decoupling capacitors. The third drop occurs in 40 ns, after all

2156-3950 © 2023 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Fig. 2. Voltage drop with no on-package capacitance.

the charge in the previous stages has been depleted. This current is supplied by the board decoupling capacitors until 400 ns, when the voltage regulator starts to supply current. Note in Fig. [2,](#page-1-0) the second drop is the largest and below the voltage noise margin (note the solid line M2) Alternative capacitors, such as deep trench capacitors [\[9\],](#page-4-8) [\[10\]](#page-4-9) and metal– insulator–metal capacitors [\[11\], w](#page-4-10)hich satisfy higher power density requirements, have been proposed. The fabrication cost of these capacitors, however, is much greater than traditional bulk and ceramic capacitors.

An alternative method to provide sufficient capacitance at low area is active capacitors [\[12\].](#page-4-11) Several active capacitor topologies have been proposed, including topologies based on dc links [\[13\]](#page-4-12) and low dropout (LDO) regulators [\[14\]. A](#page-4-13)n active capacitor behaves similar to a traditional capacitor, supplying current when a drop in voltage is detected. A method for reducing the voltage drop with an LDO-based active capacitor is the focus of this article. A practical power network is evaluated, and a lower voltage drop is demonstrated, both experimentally and in simulation. The functionality of the active capacitor model is also verified through simulation [\[15\].](#page-4-14) To confirm the simulation results, a printed circuit board with an on-board active capacitor has been fabricated and tested. Both the simulation and experimental measurements on the printed circuit board demonstrate the effectiveness of an active capacitor in reducing voltage drops. The efficacy of the model of the active capacitor is further evaluated by simulating a practical power delivery network under high current demand conditions within a package. These results indicate that an active capacitor successfully minimizes voltage drops in systems with high current demand.

The rest of this article is organized as follows. Insight into the behavior of an active capacitor is described in Section II . Both the simulation and experimental performance of an on-board active capacitor are discussed in Section [III.](#page-2-0) A power delivery network with an on-package active capacitor is described in Section [IV.](#page-3-0) Some conclusions are offered in Section [V.](#page-4-15)

II. BACKGROUND

An active capacitor is a circuit composed of transistor-based components behaving similar to a passive capacitor [\[12\]. T](#page-4-11)he field of active capacitors is characterized by a scarcity of

Fig. 3. LDO-based active capacitor.

Fig. 4. Printed circuit board used to evaluate the performance of an active capacitor.

studies focused on design, modeling, and analysis, increasing the need for further investigation and advancement [\[12\],](#page-4-11) [\[13\].](#page-4-12)

An active capacitor comprises several passive elements, samplers, conditioners, an integrated controller, and gate drivers. Similar to a passive capacitor, an active capacitor has two terminals. In an active capacitor, a passive capacitor is serially connected to a low-voltage, full bridge converter, which manages variations in the voltage and current [\[12\].](#page-4-11) Voltage control is provided by assessing the voltage across the capacitors within an active capacitor and does not require current feedback.

The active capacitor evaluated here is based on an LDO. A simplified LDO-based active capacitor is depicted in Fig. [3.](#page-1-2) The active capacitor requires an external power input, illustrated in Fig. [3](#page-1-2) as *V*in1 and *V*in2. The circuit consists of a control block, gate drivers (MOSFETs), a bandpass filter to manage the ripple response, and input and output passive capacitors. Charge from the input capacitors flows to the gate drivers, which passes charge to the output capacitors through the LDO. The gain in capacitance increases in proportion to the ratio of the input voltage noise margin V in_{*NM*} to the output voltage noise margin V out_{*NM*},

Gain in capacitance =
$$
\frac{V \text{in}_{NM}}{V \text{out}_{NM}}.
$$
 (1)

Fig. 5. Impedance of the active capacitor on the circuit board. (a) Input. (b) Output.

Fig. 6. Power network to assess the effectiveness of an active capacitor.

TABLE I PARASITIC IMPEDANCES OF THE SIMULATED AND EXPERIMENTAL EVALUATION BOARD

	Inductance	Resistance
Board to active capacitor	$6.4\;$ nH	12.8 $m\Omega$
Active capacitor to load	2.5 nH	3.1 $m\Omega$

The voltage noise margin describes the acceptable voltage drop supporting correct operation. The input of the LDO is less sensitive to the noise margin than the load. The total capacitance of an active capacitor is

$$
C = \frac{V \text{in}_{NM}}{V \text{out}_{NM}} C_{\text{decay}}
$$
 (2)

where C_{decap} is the capacitance of a passive capacitor at the input of the LDO.

III. EVALUATION OF ACTIVE CAPACITOR

To assess the effectiveness of an active capacitor, a power network is included on the printed circuit board, with the active capacitor positioned in close proximity to the load. The performance of an on-board active capacitor is evaluated with simulation and experimental measurements. The simulations are described in Section [III-A.](#page-2-1) The experimental measurements are discussed in Section [III-B.](#page-3-1)

A. Simulation of Voltage Drop

The voltage drop is assessed using the SIMPLIS simulation tool [\[15\], w](#page-4-14)ith the circuit constructed using extracted impedance characteristics of an evaluation board, as depicted in Fig. [4.](#page-1-3) The impedance characteristics are obtained using a

Fig. 7. Transient voltage drop in the evaluation board. The voltage drop is measured both without an active capacitor and with an active capacitor.

Fig. 8. Setup of work station to measure the performance of the active capacitor. Two boards are fabricated: a board with an active capacitor and a board to simulate sudden demands in current.

Keysight E5061B network analyzer and are presented in Fig. [5,](#page-2-2) showcasing the impedance at both the input and output of the active capacitor.

The constructed power network is shown in Fig. [6.](#page-2-3) Capacitors are placed on the evaluation board. The value of the parasitic inductances and resistances within the power delivery

Fig. 9. Transient voltage drop in printed circuit board. (a) Without active capacitor. (b) With active capacitor. The bottom curve is the load current, which increases to 50 A within 6.1 ns. The top curve is the output voltage at 1.2 V. The drop in voltage without an active capacitor is 300 mV and with an active capacitor is 203 mV.

Fig. 10. Power network to evaluate the performance of an active capacitor. The voltage drop without an active capacitor and with an active capacitor, both on-package and on-board, is determined. Only one active capacitor is enabled at a time.

network is listed in Table [I.](#page-2-4) The nominal voltage at the load is 1.2 V. The load current is increased from 10 to 60 A in 6.1 ns. The voltage drop at the load both without an active capacitor and with an active capacitor is illustrated in Fig. [7.](#page-2-5) Without the active capacitor, the drop in voltage at the load is 317 mV. When an active capacitor is placed on-board, the voltage drop is 200 mV, lowering the drop by 117 mV.

B. Measured Voltage Drop

The simulated model of a power delivery network with an on-board active capacitor has been verified through experimental measurements. To evaluate the performance of an active capacitor, a board with an active capacitor is considered, as illustrated in Fig. [4.](#page-1-3)

The work station used to measure the performance is depicted in Fig. [8.](#page-2-6) The nominal voltage at the load is 1.2 V. As in the simulation, a 50-A increase in current in 6.1 ns is induced. The load voltage is evaluated without and with an active capacitor. In Fig. [9,](#page-3-2) the waveform of the load voltage is shown at the top and the current waveform at the bottom. As noted in Fig. $9(a)$, the drop in voltage without an active capacitor is 300 mV. When the active capacitor is enabled, the drop in voltage is lowered by 97 to 203 mV.

The outcome of both the simulation and experiment demonstrates a substantial improvement in lowering the voltage drop.

TABLE II NOISE PERFORMANCE OF ACTIVE CAPACITOR

	Simulation	Experiment
Nominal voltage	$1,200$ mV	$1,200$ mV
V_{drop} without active capacitor	317 mV	300 mV
V_{drop} with on-board active capacitor	200 mV	203 mV
Improvement	37%	32%

These results are listed in Table [II.](#page-3-3) The 1.2-V system exhibits a 37% reduction in voltage drop, which is confirmed by experiment (demonstrating a 32% improvement). Note that the simulation and experimental data differ by 10%.

IV. ON-PACKAGE APPLICATION

The active capacitor is particularly appropriate for applications requiring high current due to the high charge density. The compact size of 1.35 mm by 1.1 mm (0.053" by 0.043") renders the active capacitor suitable to replace the conventional passive capacitors on a board and package. Accommodating an on-package active capacitor enhances the power density and reduces the delay time within the package.

The power network being evaluated is shown in Fig. [10.](#page-3-4) Capacitors are attached at different stages within the power network, on-board, on-package, and on-die. The value of the

Fig. 11. Transient voltage drop with an active capacitor. The voltage drop is measured without an active capacitor and with an active capacitor for both on-package and on-board.

TABLE III PARASITIC IMPEDANCES OF THE SIMULATED POWER DELIVERY NETWORK

	Inductance	Resistance
Board to on-board active capacitor	21 pH	265 $\mu\Omega$
Board to package	54 pH	490 $\mu\Omega$
Package to on-package active capacitor	93 pH	540 $\mu\Omega$
On-package active capacitor to load	52 pH	300 $\mu\Omega$

parasitic inductances and resistances within the power delivery network is listed in Table [III.](#page-4-16) The nominal voltage at the load is 840 mV. The load current is increased from 50 to 140 A in 17 ns. Two scenarios, an on-package active capacitor and on-board active capacitor, are considered, removing the passive capacitors to maintain similar area. The voltage drop at the load without an active capacitor and with an active capacitor, both on-package and on-board, is illustrated in Fig. [11.](#page-4-17) When only passive capacitors are placed on-package, the drop in voltage at the load is 170 mV. When an active capacitor is placed on-board, the voltage drop is 140 mV. When an active capacitor is placed on-package, the voltage drop is reduced to 72 mV, a 58% decrease in voltage drop when compared with only passive capacitors.

V. CONCLUSION

Semiconductor scaling has resulted in increasing power density, placing strict requirements on noise margins. Due to larger voltage drops with higher load currents, significant decoupling capacitance is often required. On-package and ON-chip area is, however, limited.

An active capacitor integrated onto a board has undergone testing, both through simulation and experimental measurements, with the results confirming the effectiveness of active capacitors. The simulation results indicate that the addition of an active capacitor reduces the voltage drop from 317 to 200 mV, representing an improvement of 117 mV (37% improvement in voltage drop). The simulation is confirmed by the experimental measurements, which demonstrate a reduction in voltage drop from 300 to 203 mV, resulting in an improvement of 97 mV (reduction by 32%). The simulated and measured results differ by 10%.

An active capacitor can additionally be used where low voltage drops are encountered. Increasing the capacitance by active capacitors improves the stability and enhances the transient response, thereby ensuring rapid recovery from sudden changes in current. Furthermore, active capacitors reduce stress on the components and increase the efficiency, as the output voltage can be maintained at close to constant levels.

On-package active capacitors are also a promising solution due to the superior capacitive density when compared with passive capacitors. The simulation and experimental results suggest that an active capacitor can be used in on-package applications for high current demand systems. Three different scenarios are considered: without active capacitor, with active capacitor placed on-package, and with active capacitor placed on-board. In an 800-mV system with a 140-A current load, the voltage drop is reduced from 170 mV with passive capacitors to 72 mV using an active capacitor of the same area as the passive capacitors, resulting in a 58% decrease in voltage drop. These findings demonstrate the potential of active capacitors for reducing voltage drops in systems requiring high current.

REFERENCES

- [\[1\] I.](#page-0-1) P. Vaisband, R. Jakushokas, M. Popovich, A. V. Mezhiba, S. Köse, and E. G. Friedman, *On-Chip Power Delivery and Management*. Cham, Switzerland: Springer, 2016.
- [\[2\] J](#page-0-2). Fan, N. Mi, and S. X.-D. Tan, "Voltage drop reduction for on-chip power delivery considering leakage current variations," in *Proc. Int. Conf. Comput. Design*, Oct. 2007, pp. 78–83.
- [\[3\] E](#page-0-3). A. Burton et al., "FIVR—Fully integrated voltage regulators on 4th generation Intel CoreTM SoCs," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2014, pp. 432–439.
- [\[4\] S](#page-0-3). T. Kim et al., "Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled fully integrated voltage regulator," *IEEE J. Solid-State Circuits*, vol. 51, no. 1, pp. 18–30, Jan. 2016.
- [\[5\] M](#page-0-4). Popovich and E. G. Friedman, "Decoupling capacitors for multivoltage power distribution systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 3, pp. 217–228, Mar. 2006.
- [\[6\] M](#page-0-4). Popovich, M. Sotman, A. Kolodny, and E. G. Friedman, "Effective radii of on-chip decoupling capacitors," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 16, no. 7, pp. 894–907, Jul. 2008.
- [\[7\] C](#page-0-5). R. Paul, "Effectiveness of multiple decoupling capacitors," *IEEE Trans. Electromagn. Compat.*, vol. 34, no. 2, pp. 130–133, May 1992.
- [\[8\] S](#page-0-5). Zhao, K. Roy, and C.-K. Koh, "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 21, no. 1, pp. 81–92, Aug. 2002.
- [\[9\] C](#page-1-4). Pei et al., "A novel, low-cost deep trench decoupling capacitor for high-performance, low-power bulk CMOS applications," in *Proc. 9th Int. Conf. Solid-State Integr.-Circuit Technol.*, Oct. 2008, pp. 1146–1149.
- [\[10\]](#page-1-4) B. Jayaraman et al., "Performance analysis and modeling of deep trench decoupling capacitor for 32 nm high-performance SOI processors and beyond," in *Proc. IEEE Int. Conf. IC Design Technol.*, May 2012, pp. 1–4.
- [\[11\]](#page-1-5) S. Moon, S. Nam, M. Kang, and Y. Lee, "Design and analysis of MIM capacitor on power integrity effects for HPC and network applications," in *Proc. IEEE Int. Symp. Electromagn. Compat., Signal Power Integrity*, Jul. 2019, pp. 199–204.
- [\[12\]](#page-1-6) H. Wang and H. Wang, "A two-terminal active capacitor," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 5893–5896, Aug. 2017.
- [\[13\]](#page-1-7) H. Wang, Y. Liu, and H. Wang, "On the practical design of a twoterminal active capacitor," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 10006–10020, Oct. 2019.
- [\[14\]](#page-1-8) A. Ciprut and E. G. Friedman, "Stability of on-chip power delivery systems with multiple low-dropout regulators," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 8, pp. 1779–1789, Aug. 2019.
- [\[15\]](#page-1-9) SIMPLIS Technologies. *SIMPLIS*. Accessed: Apr. 1, 2023. [Online]. Available: https://www.simplistechnologies.com/company