Thesis: Incorporating Circuit Level Information into the Retiming Process
Present Address:
Tolga Soyata
Associate Professor
Department of Electrical and Computer Engineering
College of Engineering and Computing
Nguyen Engineering Building
Room 3228
George Mason University
4400 University Drive
Fairfax, Virginia 22030
Phone: (703) 993-5459
Email: tsoyata@gmu.edu